|
| This Article | ||
| ||
| Share | ||
| Bibliographic References | ||
| Add to: | ||
| | ||
| Search | ||
| ||
| ASCII Text | x | ||
| A.S. Wojcik, G. Metze, "On the Cost of Base N Adders," IEEE Transactions on Computers, vol. 20, no. 10, pp. 1196-1203, October, 1971. | |||
| BibTex | x | ||
| @article{ 10.1109/T-C.1971.223105, author = {A.S. Wojcik and G. Metze}, title = {On the Cost of Base N Adders}, journal ={IEEE Transactions on Computers}, volume = {20}, number = {10}, issn = {0018-9340}, year = {1971}, pages = {1196-1203}, doi = {http://doi.ieeecomputersociety.org/10.1109/T-C.1971.223105}, publisher = {IEEE Computer Society}, address = {Los Alamitos, CA, USA}, } | |||
| RefWorks Procite/RefMan/Endnote | x | ||
| TY - JOUR JO - IEEE Transactions on Computers TI - On the Cost of Base N Adders IS - 10 SN - 0018-9340 SP1196 EP1203 EPD - 1196-1203 A1 - A.S. Wojcik, A1 - G. Metze, PY - 1971 KW - Adders KW - binary-coded logic KW - cost analysis KW - cost functions KW - multivalued logic KW - multivalued switching theory KW - Post algebras. VL - 20 JA - IEEE Transactions on Computers ER - | |||
The use of N-valued logics in the design of base N adder circuits is considered. Two types of N-valued logics are examined, Post N-valued logics and binary-coded N-valued logics. Specific implementations of these nonbinary logics are discussed. General formulas for the sum and carry functions of an adder are established in order to calculate the cost of base N adder stages using the Post logics. Relative costs of the base N adders using both types of N-valued logics are discussed in terms of a cost function. It is shown that for the model used, the binary-coded logics yield adders that have, in general, lower relative cost than comparabloe adders based on the Post logics, and that base 2 adders have a lower relative cost than the base N adders.
Index Terms:
Adders, binary-coded logic, cost analysis, cost functions, multivalued logic, multivalued switching theory, Post algebras.
Citation:
A.S. Wojcik, G. Metze, "On the Cost of Base N Adders," IEEE Transactions on Computers, vol. 20, no. 10, pp. 1196-1203, Oct. 1971, doi:10.1109/T-C.1971.223105
Usage of this product signifies your acceptance of the Terms of Use.

