This Article 
   
 Share 
   
 Bibliographic References 
   
 Add to: 
 
Digg
Furl
Spurl
Blink
Simpy
Google
Del.icio.us
Y!MyWeb
 
 Search 
   
August 1971 (vol. 20 no. 8)
pp. 862-866
Parallel decimal arithmetic capability is becoming increasingly attractive with new applications of computers in a multi-programming environment. The direct production of decimal sums offers a significant improvement in addition over methods requiring decimal correction. These techniques are illustrated in the eight-digit adder which appears in the System/360 Model 195.
Index Terms:
Adder, BCD code, carry look-ahead, decimal, subtractor.
Citation:
M.S. Schmookler, A. Weinberger, "High Speed Decimal Addition," IEEE Transactions on Computers, vol. 20, no. 8, pp. 862-866, Aug. 1971, doi:10.1109/T-C.1971.223362
Usage of this product signifies your acceptance of the Terms of Use.