This Article 
   
 Share 
   
 Bibliographic References 
   
 Add to: 
 
Digg
Furl
Spurl
Blink
Simpy
Google
Del.icio.us
Y!MyWeb
 
 Search 
   
Serial Adders with Overflow Correction
June 1971 (vol. 20 no. 6)
pp. 668-671
A method of implementing two single-bit adders is discussed. These adders can be used individually to realize the conventional functions of serial addition and serial multiplication on a pair of operands, or they can be cascaded to allow the serial addition of three operands for forming the product of complex numbers. In either case, the circuits will detect the occurrence of an overflow or the generation of the number minus one, and they will allow an addition to be rescaled by outputting the correct bits during the additional shifts, whether the addition overflowed or not.
Index Terms:
Cascaded adders, overflow detection and correction, parallel processing, serial addition.
Citation:
R.O. Berg, L.L. Kinney, "Serial Adders with Overflow Correction," IEEE Transactions on Computers, vol. 20, no. 6, pp. 668-671, June 1971, doi:10.1109/T-C.1971.223321
Usage of this product signifies your acceptance of the Terms of Use.