This Article 
   
 Share 
   
 Bibliographic References 
   
 Add to: 
 
Digg
Furl
Spurl
Blink
Simpy
Google
Del.icio.us
Y!MyWeb
 
 Search 
   
May 1971 (vol. 20 no. 5)
pp. 512-523
One of the most perplexing problems confronting device designers utilizing MOS technology is the development of an effective layout design methodology. This paper describes a versatile layout design scheme for customized digital-type MOS arrays utilizing four-phase clocking schemes (ratioless logic). The analytical characterization of this layout design scheme is defined through the introduction of p-order and m-order indices. The p-order indices are assigned to members of the Boolean equation set that define the relative placement of their mechanization areas (p-diffusion structures) on the MOS array. The m-order indices are assigned to members of the term set that define their relative placements within parallel metalization channels on the MOS array. The underlying variables influencing the algorithmic derivation of quasi-optimal p-order and m-order assignments are also discussed.
Index Terms:
Computer-aided design, LSI, layout design algorithms, MOS arrays, preliminary layout.
Citation:
R.P. Larsen, "Computer-Aided Preliminary Layout Design of Customized MOS Arrays," IEEE Transactions on Computers, vol. 20, no. 5, pp. 512-523, May 1971, doi:10.1109/T-C.1971.223285
Usage of this product signifies your acceptance of the Terms of Use.