This Article 
   
 Share 
   
 Bibliographic References 
   
 Add to: 
 
Digg
Furl
Spurl
Blink
Simpy
Google
Del.icio.us
Y!MyWeb
 
 Search 
   
Generation of a Clock Pulse for Asynchronous Sequential Machines to Eliminate Critical Races
February 1971 (vol. 20 no. 2)
pp. 225-226
A circuit for generating a clock pulse for asynchronous circuits is given, and when used with transition sensitive flip-flops eliminates critical races for an arbitrary state assignment. Thus the minimum number of internal variables may be used. Furthermore, logic and sequential hazards will not affect the circuit performance.
Index Terms:
Asynchronous sequential circuits, critical races, hazards, transition sensitive flip-flops.
Citation:
J.G. Bredeson, P.T. Hulina, "Generation of a Clock Pulse for Asynchronous Sequential Machines to Eliminate Critical Races," IEEE Transactions on Computers, vol. 20, no. 2, pp. 225-226, Feb. 1971, doi:10.1109/T-C.1971.223219
Usage of this product signifies your acceptance of the Terms of Use.