This Article 
   
 Share 
   
 Bibliographic References 
   
 Add to: 
 
Digg
Furl
Spurl
Blink
Simpy
Google
Del.icio.us
Y!MyWeb
 
 Search 
   
A Novel Parallel Binary Counter Design with Parity Prediction and Error Detection Scheme
January 1971 (vol. 20 no. 1)
pp. 44-48
W.N. Toy, IEEE
In binary counters, the parity bit is not preserved when the data undergo the counting operation. It is necessary to predict the parity bit that should be used with the correct result. A special design has been devised to share as much hardware as possible between the counter and the parity prediction circuit. This reduces the number of logic gates and gives a more efficient design. The scheme involves the use of the first 0 detection for both the counting operation and the parity prediction.
Index Terms:
Binary counter, error detection, integrated circuits, parallel counter, parity generation, parity prediction, selector circuits.
Citation:
W.N. Toy, "A Novel Parallel Binary Counter Design with Parity Prediction and Error Detection Scheme," IEEE Transactions on Computers, vol. 20, no. 1, pp. 44-48, Jan. 1971, doi:10.1109/T-C.1971.223080
Usage of this product signifies your acceptance of the Terms of Use.