This Article 
   
 Share 
   
 Bibliographic References 
   
 Add to: 
 
Digg
Furl
Spurl
Blink
Simpy
Google
Del.icio.us
Y!MyWeb
 
 Search 
   
A Preprocessing High-Speed Memory System
September 1970 (vol. 19 no. 9)
pp. 793-802
D.J. Kuck, IEEE
The fastest parallel and pipeline computers presently being designed use interleaved memory systems with more than 16 individual memory units. A common difficulty in these machines is the alignment of data before it is arithmetically processed. Usually the arithmetic unit is used to preprocess the data. This may increase the computation time by a factor of two or more. This paper proposes a programmed memory preprocessing system which aligns the data before it is passed to the arithmetic processor.
Index Terms:
Array processing, data prefetching, interleaved memories, parallel processing, pipeline processing, sparse matrix operations, table lookup.
Citation:
D.J. Kuck, "A Preprocessing High-Speed Memory System," IEEE Transactions on Computers, vol. 19, no. 9, pp. 793-802, Sept. 1970, doi:10.1109/T-C.1970.223042
Usage of this product signifies your acceptance of the Terms of Use.