The Community for Technology Leaders
RSS Icon
Subscribe
Issue No.09 - September (1970 vol.19)
pp: 793-802
D.J. Kuck , IEEE
ABSTRACT
The fastest parallel and pipeline computers presently being designed use interleaved memory systems with more than 16 individual memory units. A common difficulty in these machines is the alignment of data before it is arithmetically processed. Usually the arithmetic unit is used to preprocess the data. This may increase the computation time by a factor of two or more. This paper proposes a programmed memory preprocessing system which aligns the data before it is passed to the arithmetic processor.
INDEX TERMS
Array processing, data prefetching, interleaved memories, parallel processing, pipeline processing, sparse matrix operations, table lookup.
CITATION
D.J. Kuck, "A Preprocessing High-Speed Memory System", IEEE Transactions on Computers, vol.19, no. 9, pp. 793-802, September 1970, doi:10.1109/T-C.1970.223042
21 ms
(Ver 2.0)

Marketing Automation Platform Marketing Automation Tool