This Article 
   
 Share 
   
 Bibliographic References 
   
 Add to: 
 
Digg
Furl
Spurl
Blink
Simpy
Google
Del.icio.us
Y!MyWeb
 
 Search 
   
August 1970 (vol. 19 no. 8)
pp. 746-748
To meet the challenge created by the advent of large- scale integration, a unique microelectronic arithmetic building element and combinational arithmetic nets, composed of the building elements, have been studied and proposed for arithmetic processor design. A fast division algorithm, particularly suitable for floating- point arithmetic, has also been developed for signed-digit arithmetic. This algorithm is characterized by the need of preprocessing the divisor and then exact generation of quotient digits. This paper describes the implementation of this division algorithm with the arithmetic building element and combinational arithmetic nets. The intention here is to explore the feasibility of applying large-scale integration technology to arithmetic processors.
Index Terms:
Arithmetic building element, combinational arithmetic net, division, large-scale integration, microelectronic block, signed-digit number system.
Citation:
null Chin Tung, "Signed-Digit Division Using Combinational Arithmetic Nets," IEEE Transactions on Computers, vol. 19, no. 8, pp. 746-748, Aug. 1970, doi:10.1109/T-C.1970.223024
Usage of this product signifies your acceptance of the Terms of Use.