This Article 
   
 Share 
   
 Bibliographic References 
   
 Add to: 
 
Digg
Furl
Spurl
Blink
Simpy
Google
Del.icio.us
Y!MyWeb
 
 Search 
   
H. Ling, IEEE
This paper presents a method of performing the binary multiplication beyond the scheme of multiple ADD and SHIFT. The binary multiplication algorithm will be discussed first, followed by block decoding method, logic implementation, hardware consideration, and two examples which are at the end of the discussion.
Index Terms:
Block decoding technique, fast multiplication, high-speed computer logic, high-speed multiplication, parallel multiplication.
Citation:
H. Ling, "High-Speed Computer Multiplication Using a Multiple-Bit Decoding Algorithm," IEEE Transactions on Computers, vol. 19, no. 8, pp. 706-709, Aug. 1970, doi:10.1109/T-C.1970.223020
Usage of this product signifies your acceptance of the Terms of Use.