Iteratively Realized Sequential Circuits

Thomas F. Arnold; Chung-Jen Tan; Monroe M. Newborn

doi:10.1109/TC.1970.5008900

Publication
1970
Issue No. 1 - January
Abstract - Iteratively Realized Sequential Circuits

	This Article
	Subscribers, please Login Purchase article: $19 PDF IEEE Xplore Subscribers RSS feed
	Share
	Email this Article to a friend
	Bibliographic References
	ASCII Text BibTex RefWorks Procite/RefMan/EndNote
	Add to:
	Digg Furl Spurl Blink Simpy Google Del.icio.us Y!MyWeb
	Search
	Similar Articles Articles by Thomas F. Arnold Articles by Chung-Jen Tan Articles by Monroe M. Newborn

Iteratively Realized Sequential Circuits

January 1970 (vol. 19 no. 1)

pp. 54-66

	ASCII Text	x
	Thomas F. Arnold, Chung-Jen Tan, Monroe M. Newborn, "Iteratively Realized Sequential Circuits," IEEE Transactions on Computers, vol. 19, no. 1, pp. 54-66, January, 1970.

	BibTex	x
	@article{ 10.1109/TC.1970.5008900, author = {Thomas F. Arnold and Chung-Jen Tan and Monroe M. Newborn}, title = {Iteratively Realized Sequential Circuits}, journal ={IEEE Transactions on Computers}, volume = {19}, number = {1}, issn = {0018-9340}, year = {1970}, pages = {54-66}, doi = {http://doi.ieeecomputersociety.org/10.1109/TC.1970.5008900}, publisher = {IEEE Computer Society}, address = {Los Alamitos, CA, USA}, }

	RefWorks Procite/RefMan/Endnote	x
	TY - JOUR JO - IEEE Transactions on Computers TI - Iteratively Realized Sequential Circuits IS - 1 SN - 0018-9340 SP54 EP66 EPD - 54-66 A1 - Thomas F. Arnold, A1 - Chung-Jen Tan, A1 - Monroe M. Newborn, PY - 1970 VL - 19 JA - IEEE Transactions on Computers ER -

Thomas F. Arnold, Doctoral student in the Department of Electrical Engineering, Columbia University, New York, N. Y.; Bell Telephone Laboratories, Inc., Holmdel, N. J.

Chung-Jen Tan, Department of Electrical Engineering, Columbia University, New York, N. Y.; T. J. Watson Research Center, IBM Corporation, Yorktown Heights, N. Y.

Monroe M. Newborn, Department of Electrical Engineering, Columbia University, New York, N. Y.

DOI Bookmark: http://doi.ieeecomputersociety.org/10.1109/TC.1970.5008900

Synthesis techniques are presented for realizing an arbitrary synchronous flow table in the form of an array of identical modules interconnected in a regular pattern. Several types of structures and their corresponding modules are considered, and a relationship between these structures and earlier work on combinational circuits is shown.

Citation:

Thomas F. Arnold, Chung-Jen Tan, Monroe M. Newborn, "Iteratively Realized Sequential Circuits," IEEE Transactions on Computers, vol. 19, no. 1, pp. 54-66, Jan. 1970, doi:10.1109/TC.1970.5008900

Peer Review Notice | Give Us Feedback

Usage of this product signifies your acceptance of the Terms of Use.