This Article 
   
 Share 
   
 Bibliographic References 
   
 Add to: 
 
Digg
Furl
Spurl
Blink
Simpy
Google
Del.icio.us
Y!MyWeb
 
 Search 
   
Delay-Free Asynchronous Circuits with Constrained Line Delays
February 1969 (vol. 18 no. 2)
pp. 175-181
Armstrong, Friedman, and Menon have shown how fundamental-mode normal flow tables can be realized without delay elements under the constraint that line delays do not exceed a given chain of gate delays. The state assignments for these tables are designed to yield noncritical races and minimum transition times. This note presents an independently discovered alternative to their design procedure and also extends their results to totally sequential (or race-free) state assignments. The almost totally sequential state assignment is defined and presented as an approach toward delay-free realizations, under suitable line delay constraints, of nonnormal flow tables.
Index Terms:
Asynchronous sequential circuits, delay-free circuits, fundamental model circuits, nonnormal flow tables.
Citation:
O.G. Langdon, "Delay-Free Asynchronous Circuits with Constrained Line Delays," IEEE Transactions on Computers, vol. 18, no. 2, pp. 175-181, Feb. 1969, doi:10.1109/T-C.1969.222620
Usage of this product signifies your acceptance of the Terms of Use.