This Article 
   
 Share 
   
 Bibliographic References 
   
 Add to: 
 
Digg
Furl
Spurl
Blink
Simpy
Google
Del.icio.us
Y!MyWeb
 
 Search 
   
A Simplified Analysis of Processor "Look-Ahead" and Simultaneous Operation of a Multi-Module Main Memory
January 1969 (vol. 18 no. 1)
pp. 64-71
This paper focuses attention upon the design of a processor and memory system which is structured to achieve a satisfactory balance of processor speed and memory speed when both the processor and input?output controller are simultaneously competing for memory service. A mathematical model is developed to investigate the degree to which the processor is capable of overlapping memory references with instruction execution as a function of respective cycle times, the number of instruction "look-aheads," the number of independent memory modules, and input?output traffic. Utilizing this model, design trade-offs and performance indices are graphically examined for a hypothetical system.
Index Terms:
Interlaced memories, mathematical modeling, multi-module memory, overlapped memory access, processor "look-ahead," simultaneous I/O and instruction processing.
Citation:
J.E. Shemer, S.C. Gupta, "A Simplified Analysis of Processor "Look-Ahead" and Simultaneous Operation of a Multi-Module Main Memory," IEEE Transactions on Computers, vol. 18, no. 1, pp. 64-71, Jan. 1969, doi:10.1109/T-C.1969.222526
Usage of this product signifies your acceptance of the Terms of Use.