Issue No.02 - February (1968 vol.17)
P.R. Schneider , IEEE
Abstract?A computer-oriented algorithm for synthesizing combinational logic circuits from a collection of functionally packaged circuits is developed. The algorithm uses a hierarchy of "goals" in an iterative decision process in a manner similar to that employed by theorem proving and gamne playing programs. With each iteration a set of "tasks" finds the circuit package which satisfies the highest level goal while meeting circuit constraints.
Index terms?Circuit constraints, combinational logic synthesis, decomposition, design algorithm, design goals, logic design automation, module library.
P.R. Schneider, D.L. Dietmeyer, "An Algorithm for Synthesis of Multiple-Output Combinational Logic", IEEE Transactions on Computers, vol.17, no. 2, pp. 117-128, February 1968, doi:10.1109/TC.1968.227399