|
| This Article | ||
| ||
| Share | ||
| Bibliographic References | ||
| Add to: | ||
 Digg  Furl  Spurl  Blink  Simpy  Google  Del.icio.us  Y!MyWeb | ||
| Search | ||
| ||
An Algorithm for Synthesis of Multiple-Output Combinational Logic
February 1968 (vol. 17 no. 2)
pp. 117-128
| ASCII Text | x | ||
| P.R. Schneider, D.L. Dietmeyer, "An Algorithm for Synthesis of Multiple-Output Combinational Logic," IEEE Transactions on Computers, vol. 17, no. 2, pp. 117-128, February, 1968. | |||
| BibTex | x | ||
| @article{ 10.1109/TC.1968.227399, author = {P.R. Schneider and D.L. Dietmeyer}, title = {An Algorithm for Synthesis of Multiple-Output Combinational Logic}, journal ={IEEE Transactions on Computers}, volume = {17}, number = {2}, issn = {0018-9340}, year = {1968}, pages = {117-128}, doi = {http://doi.ieeecomputersociety.org/10.1109/TC.1968.227399}, publisher = {IEEE Computer Society}, address = {Los Alamitos, CA, USA}, } | |||
| RefWorks Procite/RefMan/Endnote | x | ||
| TY - JOUR JO - IEEE Transactions on Computers TI - An Algorithm for Synthesis of Multiple-Output Combinational Logic IS - 2 SN - 0018-9340 SP117 EP128 EPD - 117-128 A1 - P.R. Schneider, A1 - D.L. Dietmeyer, PY - 1968 KW - Index terms?Circuit constraints KW - combinational logic synthesis KW - decomposition KW - design algorithm KW - design goals KW - logic design automation KW - module library. VL - 17 JA - IEEE Transactions on Computers ER - | |||
Abstract?A computer-oriented algorithm for synthesizing combinational logic circuits from a collection of functionally packaged circuits is developed. The algorithm uses a hierarchy of "goals" in an iterative decision process in a manner similar to that employed by theorem proving and gamne playing programs. With each iteration a set of "tasks" finds the circuit package which satisfies the highest level goal while meeting circuit constraints.
Index Terms:
Index terms?Circuit constraints, combinational logic synthesis, decomposition, design algorithm, design goals, logic design automation, module library.
Citation:
P.R. Schneider, D.L. Dietmeyer, "An Algorithm for Synthesis of Multiple-Output Combinational Logic," IEEE Transactions on Computers, vol. 17, no. 2, pp. 117-128, Feb. 1968, doi:10.1109/TC.1968.227399
Usage of this product signifies your acceptance of the Terms of Use.