loading...
  • V
  • VLSID
  • 2006
  • 19th International Conference on VLSI Design held jointly with 5th International Conference on Embedded Systems Design (VLSID'06)
Advanced Search 
19th International Conference on VLSI Design held jointly with 5th International Conference on Embedded Systems Design (VLSID'06)
Hyderabad, India
January 03-January 07
ISBN: 0-7695-2502-4
Table of Contents
Introduction
pp. xxvii-xxviii
Reviewers (PDF)
pp. xxxiv-xxxvii
Tutorials
Ruchir Puri, IBM TJ Watson Research Center
Tanay Karnik, Intel Lab
Rajiv Joshi, IBM TJ Watson Research Center
pp. 5-7
Shanthi Pavan, Indian Institute of Technology - Chennai
Prakash Easwaran, Cosmic Circuits
C. Srinivasan, Cosmic Circuits
pp. 10
R. Raghavendra Kumar, Magma Design Automation
Ricky Bedi, Magma Design Automation
Ramadas Rajagopal, Magma Design Automation
N. Guruprasad, Magma Design Automation
K. Subbarangaiah, VEDA IIT
Taher Abbasi, Cadence Design Systems
DVR Murthy, GD Microsystems
P Krishna Prasad, ATI Technologies
DR Gude, ATI Technologies
pp. 15-17
Anmol Mathur, Calypto Design Systems
Masahiro Fujita, University of Tokyo
M. Balakrishnan, Indian Institute of Technology - Delhi
Raj Mitra, Texas Instruments
pp. 18-19
Robert C. Lacovara, Applied Defense Systems
Dhadesugoor R. Vaman, Prairie View A&M University
pp. 21-22
Inaugural Keynote Address
Keynotes
Matthew Rhodes, Conexant Systems, Inc.
pp. 30
Banquet Speeches
Plenary Sessions
Session 1A: Analog and Mixed-Signal Design I
M. S. Bhat, Indian Institute of Science - Bangalore
S. Rekha, Indian Institute of Science - Bangalore
H. S. Jamadagni, Indian Institute of Science - Bangalore
pp. 51-56
Prabir K Saha, Indian Institute of Technology - Kharagpur
Ashudeb Dutta, Indian Institute of Technology - Kharagpur
A. Patra, Indian Institute of Technology - Kharagpur
T.K. Bhattacharyya, Indian Institute of Technology - Kharagpur
pp. 57-62
Gaurav Raja, Indian Institute of Technology - Delhi
Basabi Bhaumik, Indian Institute of Technology - Delhi
pp. 63-68
Subhadeep Banik, Indian Institute of Technology - Kharagpur
Daibashish Gangopadhyay, Indian Institute of Technology - Kharagpur
T. K. Bhattacharyya, Indian Institute of Technology - Kharagpur
pp. 69-74
Session 1B: VLSI Technology I
M. Jagadesh Kumar, Indian Institute of Technology - New Delhi
Ali A. Orouji, Semnan University
pp. 108-112
Session 1C: Interconnect Design I
Session 1D: Test and Diagnosis
Dong Hyun Baik, University of Wisconsin - Madison
Kewal K. Saluja, University of Wisconsin - Madison
pp. 169-174
Shibaji Banerjee, Indian Institute of Technology - Kharagpur
Dipanwita Roy Chowdhury, Indian Institute of Technology - Kharagpur
Bhargab B. Bhattacharya, Indian Institute of Technology - Kharagpur
pp. 175-180
Wei Zou, University of Iowa
Wu-Tung Cheng, Mentor Graphics Corporation
Sudharkar M. Reddy, University of Iowa
Huaxing Tang, Mentor Graphics Corporation
pp. 181-187
Palkesh Jain, Texas Instruments
D. V. Kumar, Indian Institute of Technology - Bombay
J. M. Vasi, Indian Institute of Technology - Bombay
M. B. Patil, Indian Institute of Technology - Bombay
pp. 188-193
Session 2A: Communications Module Architecture
Session 2B: Formal Verification
Qiang Qiang, Case Western Reserve University
Daniel G. Saab, Case Western Reserve University
Jacob A. Abraham, University of Texas at Austin
pp. 225-230
Praveen Tiwari, Texas Instruments (India) Pvt. Ltd.
Saptarshi Biswas, Texas Instruments (India) Pvt. Ltd.
Raj S. Mitra, Texas Instruments (India) Pvt. Ltd.
pp. 231-236
Session 2C: VLSI Architecture and FPGAs
Yan Feng, University of Minnesota
Dinesh P. Mehta, Colorado School of Mines
pp. 257-262
Session 2D: Crosstalk Analysis
K. A. Rajagopal, Texas Instruments
R. Sivakumar, Texas Instruments
N. V. Arvind, Texas Instruments
C. Sreeram, Texas Instruments
Vish Visvanathan, Texas Instruments
Shailendra Dhuri, Texas Instruments
Roopesh Chander, Texas Instruments
Patrick Fortner, Synopsys Inc.
Subra Sripada, Synopsys Inc.
Qiuyang Wu, Synopsys Inc.
pp. 277-282
Session 3A: High-Level and Logic Synthesis
Samik Das, Indian Institute of Technology - Kharagpur
P. P. Chakrabarti, Indian Institute of Technology - Kharagpur
Pallab Dasgupta, Indian Institute of Technology - Kharagpur
pp. 293-298
Nachiketh R. Potlapally, Princeton University
Srivaths Ravi, NEC Laboratories America
Anand Raghunathan, NEC Laboratories America
Ruby B. Lee, Princeton University
Niraj K. Jha, Princeton University
pp. 299-304
Biman Chakraborty, National University of Singapore
Ting Chen, National University of Singapore
Tulika Mitra, National University of Singapore
Abhik Roychoudhury, National University of Singapore
pp. 305-310
Session 3B: Distribution and Noise Modeling
Puneet Gupta, Blaze DFM, Inc.
Andrew B. Kahng, Blaze DFM, Inc. and University of California at San Diego
pp. 337-342
Debasis Mitra, Indian Statistical Institute
Subhasis Bhattacharjee, Indian Statistical Institute
Susmita Sur-Kolay, Indian Statistical Institute
Bhargab B. Bhattacharya, Indian Statistical Institute
Sujit T. Zachariah, Intel Technology India Pvt. Ltd.
Sandip Kundu, University of Massachusetts at Amherst
pp. 343-348
Subodh M. Reddy, Fujitsu Laboratories of America, Inc.
Rajeev Murgai, Fujitsu Laboratories of America, Inc.
pp. 355-362
Venkat Rao Vallapenani, Agere Systems India
Ravi Shankar Chevuri, Agere Systems India
Bingxiong Xu, Agere Systems, Allentown, PA
Lun Ye, Agere Systems, Allentown, PA
Kanad Chakraborty, Agere Systems, Allentown, PA
pp. 363-368
Session 3C: Multimedia and Arithmetic Architecture
Soumyajit Dey, Indian Institute of Technology - Kharagpur
Susmit Biswas, Indian Institute of Technology - Kharagpur
Arijit Mukhopadhyay, Indian Institute of Technology - Kharagpur
Anupam Basu, Indian Institute of Technology - Kharagpur
pp. 371-376
Rama Sangireddy, University of Texas at Dallas
Prabhu Rajamani, University of Texas at Dallas
Shwetha Gaddam, Osmania University College of Engineering
pp. 381-386
Himanshu Thapliyal, International Institute of Information Technology and SIT
Saurabh Kotiyal, International Institute of Information Technology and SIT
M. B. Srinivas, International Institute of Information Technology and SIT
pp. 387-392
H. Mora Mora, University of Alicante
J. Mora Pascual, University of Alicante
J.L. Sánchez Romero, University of Alicante
F. Pujol L?ópez, University of Alicante
pp. 399-404
Session 3D: Test Algorithms
Achintya Halder, Georgia Institute of Technology
Abhijit Chatterjee, Georgia Institute of Technology
pp. 437-442
Special Session: Emerging Technologies
Kaushik Roy, Purdue University
Hamid Mahmoodi, San Francisco State University
Saibal Mukhopadhyay, Purdue University
Hari Ananthan, Purdue University
Aditya Bansal, Purdue University
Tamer Cakici, Purdue University
pp. 445-452
Ali Javey, Harvard University
Hongjie Dai, Stanford University
pp. 453-458
Session 4A: Synthesis and Partitioning
David C. Zaretsky, Northwestern University
Gaurav Mittal, Northwestern University
Robert P. Dick, Northwestern University
Prith Banerjee, University of Illinois at Chicago
pp. 465-468
Anirban Lahiri, Indian Institute of Technology - Kharagpur
Saurabh Agarwal, Indian Institute of Technology - Kharagpur
Anupam Basu, Indian Institute of Technology - Kharagpur
Bhargab B. Bhattacharya, Indian Statistical Institute
pp. 469-472
Session 4B: Memory and Logic Design
Motoi Ichihashi, Semiconductor Technology Academic Research Center, 1Currently with Renesas Technology
Haruki Toda, Semiconductor Technology Academic Research Center, Currently with Toshiba
pp. 487-490
Ashok Narasimhan, State University of New York at Buffalo
Bhooma Srinivasaraghavan, State University of New York at Buffalo
Ramalingam Sridhar, State University of New York at Buffalo
pp. 491-494
R. Rajaraman, Penn State University
J. S. Kim, Penn State University
N. Vijaykrishnan, Penn State University
Y. Xie, Penn State University
M. J. Irwin, Penn State University
pp. 499-502
Vivek Garg, Indian Institute of Technology - Madras
Vikram Chandrasekhar, Indian Institute of Technology - Madras
M. Sashikanth, Indian Institute of Technology - Madras
V. Kamakoti, Indian Institute of Technology - Madras
pp. 507-510
Session 4C: Communications and Multimedia Architecture I
Alok Kumar Pani, Indian Institute of Technology at Kharagpur
Ratnam V. Raja Kumar, Indian Institute of Technology at Kharagpur
pp. 513-516
Kavish Seth, Atheros India LLC.
S. Srinivasan, Indian Institute of Technology - Madras
V. Kamakoti, Indian Institute of Technology - Madras
pp. 517-520
Mian Dong, Tsinghua University
Chun Zhang, Tsinghua University
Songping Mai, Tsinghua University
Zhihua Wang, Tsinghua University
Dongmei Li, Tsinghua University
pp. 521-524
Anand Gautam, Dhirubhai Ambani Institute of Information and Communication Technology
A. Geeta Madhuri, Dhirubhai Ambani Institute of Information and Communication Technology
Priya Khandelwal, Dhirubhai Ambani Institute of Information and Communication Technology
K. Pratyush Aditya, Dhirubhai Ambani Institute of Information and Communication Technology
Meghana Desai, Dhirubhai Ambani Institute of Information and Communication Technology
Padma N. Krishna, Dhirubhai Ambani Institute of Information and Communication Technology
Malvika Dutt, Dhirubhai Ambani Institute of Information and Communication Technology
Reeti Bhatia, Dhirubhai Ambani Institute of Information and Communication Technology
pp. 530-533
J. Bhattacharyya, Indian Institute of Technology at Kharagpur
P. Mandal, Indian Institute of Technology at Kharagpur
R. Banerjee, Indian Institute of Technology at Kharagpur
Swapna Banerjee, Indian Institute of Technology at Kharagpur
pp. 534-537
Session 4D: VLSI Technology II
Rajendra M. Patrikar, Visvesaraya National Institute of Technology
Olivier Peyran, Play! Entertainment
pp. 541-544
S. Majumder, International Institute of Information Technology
B. B. Bhattacharya, Indian Statistical Institute
pp. 545-548
Qadeer A. Khan, Freescale Semiconductor India Pvt. Ltd.
Sanjay K. Wadhwa, Freescale Semiconductor India Pvt. Ltd.
Kulbhushan Misri, Freescale Semiconductor India Pvt. Ltd.
pp. 557-560
Session 5A: Analog and Mixed-Signal Design II
Srikanth Sundaram, State University of New York at Buffalo
Praveen Elakkumanan, State University of New York at Buffalo
Ramalingam Sridhar, State University of New York at Buffalo
pp. 569-574
Qadeer A. Khan, Freescale Semiconductor India Pvt. Ltd.
G. K. Siddhartha, Freescale Semiconductor India Pvt. Ltd.
Divya Tripathi, Freescale Semiconductor India Pvt. Ltd.
Sanjay Kumar Wadhwa, Freescale Semiconductor India Pvt. Ltd.
Kulbhushan Misri, Freescale Semiconductor India Pvt. Ltd.
pp. 581-586
Sanjoy Kr. Dey, Indian Institute of Technology - Kharagpur
Swapna Banerjee, Indian Institute of Technology - Kharagpur
pp. 593-598
Session 5B: Low Power/RF Design
K. Sadeghi, Sharif University of Technology
M. Emadi, Sharif University of Technology
F. Farbiz, University of Illinois at Urbana Champion
pp. 601-605
Maryam Ashouei, Georgia Institute of Technology
Abhijit Chatterjee, Georgia Institute of Technology
Adit D. Singh, Auburn University
Vivek De, Intel Corporation
T. M. Mak, Intel Corporation
pp. 606-612
Sushanta K. Mandal, Indian Institute of Technology - Kharagpur
Arijit De, Indian Institute of Technology - Kharagpur
Amit Patra, Indian Institute of Technology - Kharagpur
Shamik Sural, Indian Institute of Technology - Kharagpur
pp. 619-624
Sanjay Kumar Wadhwa, Freescale Semiconductor India Pvt. Ltd.
G. K. Siddhartha, Freescale Semiconductor India Pvt. Ltd.
Anand Gaurav, Freescale Semiconductor India Pvt. Ltd.
pp. 631-636
Session 5C: Embedded Systems
Partha Biswas, University of California at Irvine
Sudarshan Banerjee, University of California at Irvine
Nikil Dutt, University of California at Irvine
Paolo Ienne, Ecole Polytechnique Fédérale de Lausanne
Laura Pozzi, Ecole Polytechnique Fédérale de Lausanne
pp. 651-656
Thomas D. Richardson, Pennsylvania State University
Chrysostomos Nicopoulos, Pennsylvania State University
Dongkook Park, Pennsylvania State University
Vijaykrishnan Narayanan, Pennsylvania State University
Yuan Xie, Pennsylvania State University
Chita Das, Pennsylvania State University
Vijay Degalahal, Pennsylvania State University
pp. 657-664
Session 5D: Design Tools
Gurpreet Shinh, Carleton University
Natalie Nakhla, Carleton University
Ram Achar, Carleton University
Michel Nakhla, Carleton University
Ihsan Erdin, Nortel Networks
pp. 672-676
Arnab Sarkar, Indian Institute of Technology - Kharagpur
P. P. Chakrabarti, Indian Institute of Technology - Kharagpur
Rajeev Kumar, Indian Institute of Technology - Kharagpur
pp. 677-682
Sandip Aine, Indian Institute of Technology - Kharagpur
P. P. Chakrabarti, Indian Institute of Technology - Kharagpur
Rajeev Kumar, Indian Institute of Technology - Kharagpur
pp. 683-688
Gaurav Trivedi, Indian Institute of Technology - Bombay
Madhav P. Desai, Indian Institute of Technology - Bombay
H. Narayanan, Indian Institute of Technology - Bombay
pp. 695-700
Special Session : Emerging Technologies
Mircea R. Stan, University of Virginia
Garrett S. Rose, University of Virginia
Matthew M. Zielger, University of Virginia
pp. 703-708
Vivek Subramanian, University of California at Berkeley
Paul C. Chang, University of California at Berkeley
Daniel Huang, University of California at Berkeley
Josephine B. Lee, University of California at Berkeley
Steven E. Molesa, University of California at Berkeley
David R. Redinger, University of California at Berkeley
Steven K. Volkman, University of California at Berkeley
pp. 709-714
Session 6A: Analog Design/MEMS
T. K. Bhattacharyya, Indian Institute of Technology - Kharagpur
Shreyas Sen, Jadavpur University
Debashis Mandal, Indian Institute of Technology - Kharagpur
S. K. Lahiri, Indian Institute of Technology - Kharagpur
pp. 721-724
Evangelos F. Stefatos, University of Edinburgh
Tughrul Arslan, University of Edinburgh
Didier Keymeulen, California Institute of Technology
Ian Ferguson, California Institute of Technology
pp. 725-728
Soumendu Bhattacharya, Georgia Institute of Technology
Vishwanath Natarajan, Georgia Institute of Technology
Abhijit Chatterjee, Georgia Institute of Technology
Sankar Nair, Georgia Institute of Technology
pp. 729-733
Session 6B: Low Power Design I
V. S. Kanchana Bhaaskaran, SSN College of Engineering
S. Salivahanan, SSN College of Engineering
D. S. Emmanuel, Vellore Institute of Technology
pp. 745-748
Rajan Konar, University of Texas at Dallas
Rajarshee Bharadwaj, University of Texas at Dallas
Dinesh Bhatia, University of Texas at Dallas
Poras T. Balsara, University of Texas at Dallas
pp. 754-757
Session 6C: Interconnect Design II
Ajay Joshi, Georgia Institute of Technology
Vinita Deodhar, Georgia Institute of Technology
Jeffrey Davis, Georgia Institute of Technology
pp. 773-776
Suresh Balasubramanian, Intel Massachusetts Inc.
Narayanan Natarajan, Intel Massachusetts Inc.
Olivier Franza, Intel Massachusetts Inc.
Chris Gianos, Intel Massachusetts Inc.
pp. 781-785
Snehashis Roy, Indian Institute of Technology - Kharagpur
S. Jairam, Texas Instruments India
H. Udayakumar, Texas Instruments India
pp. 794-797
Session 6D: Test and Design-for-Testability
Priya Iyer, Intel Technology
Shailendra Jain, Intel Technology
Bryan Casper, Intel Corporation
Jason Howard, Intel Corporation
pp. 807-810
Author Index
Author Index (PDF)
pp. 833-837
Usage of this product signifies your acceptance of the Terms of Use.