|
| This Article | ||
| ||
| Share | ||
| Bibliographic References | ||
| Add to: | ||
| | ||
| Search | ||
| ||
17th International Conference on VLSI Design
Digital Design: The components of a new paradigm
Mumbai, India
January 05-January 09
ISBN: 0-7695-2072-3
| ASCII Text | x | ||
| Rajat Gupta, "Digital Design: The components of a new paradigm," VLSI Design, International Conference on, pp. 877, 17th International Conference on VLSI Design, 2004. | |||
| BibTex | x | ||
| @article{ 10.1109/ICVD.2004.1261041, author = {Rajat Gupta}, title = {Digital Design: The components of a new paradigm}, journal ={VLSI Design, International Conference on}, volume = {0}, year = {2004}, issn = {1063-9667}, pages = {877}, doi = {http://doi.ieeecomputersociety.org/10.1109/ICVD.2004.1261041}, publisher = {IEEE Computer Society}, address = {Los Alamitos, CA, USA}, } | |||
| RefWorks Procite/RefMan/Endnote | x | ||
| TY - CONF JO - VLSI Design, International Conference on TI - Digital Design: The components of a new paradigm SN - 1063-9667 SP EP A1 - Rajat Gupta, PY - 2004 KW - Design methodology KW - digital integrated circuits KW - logic design KW - design for testability KW - microprocessors VL - 0 JA - VLSI Design, International Conference on ER - | |||
The digital design paradigm is in transition. We discuss on-chip programmable regulators to reduce power consumption; SERDES blocks to reduce the inter-block interconnections and small signal swing high-speed differential inputs and outputs to maximize performance in interconnect delay-dominated technologies. We need to build re-configurability and re-use of logic as an essential feature of device functionality. We need to adopt self-calibration mechanisms to solve the timing closure problem and find ways to reduce the cost of test by design.
Index Terms:
Design methodology, digital integrated circuits, logic design, design for testability, microprocessors
Citation:
Rajat Gupta, "Digital Design: The components of a new paradigm," vlsid, pp.877, 17th International Conference on VLSI Design, 2004
Usage of this product signifies your acceptance of the Terms of Use.
