loading...
  • V
  • VLSID
  • 2003
  • 16th International Conference on VLSI Design
Advanced Search 
16th International Conference on VLSI Design
New Delhi, India
January 04-January 08
ISBN: 0-7695-1868-0
Table of Contents
null
Keynote Speeches
Ted Vucurevich, Cadence Design Systems, Inc.
pp. 4
Tutorials
Rajiv Joshi, IBM Corporation
Kaushik Roy, Purdue University
pp. 15
Dr. Ramesh Chandra, ST Microelectronics
Dr. Preeti Ranjan Panda, Indian Inst. of Technology
Dr. Sri Parameswaran, Univ. of New South Wales
Dr. Loganath Ramachandran, Synopsys, Inc.
pp. 18
Prof. Krithi Ramamritham, Indian Inst. of Technology
Prof. Kavi Arya, Indian Inst. of Technology
pp. 22
Session TE-1: Analog and RF Devices
Prashant Admane, ControlNet India Pvt. Ltd.
Manoj Patasani, ControlNet India Pvt. Ltd.
Biju Viswanathan, ControlNet India Pvt. Ltd.
pp. 36
Saikat Sarkar, Indian Institute of Technology
Padmanava Sen, Indian Institute of Technology
Arvind Raghava, Georgia Institute of Technology
Sudipto Chakarborty, Georgia Institute of Technology
Joy Laskar, Georgia Institute of Technology
pp. 42
SessionDT-1: Physical Design
Session ES-1: FPGA
Session TE-2: MOS Technology
Nihar R. Mohapatra, Indian Institute of Technology
Madhav P. Desai, Indian Institute of Technology
V. Ramgopal Rao, Indian Institute of Technology
pp. 99
V. Menezes, Texas Instruments India
C. B. Keshav, Texas Instruments India
S. Gupta, STMicroelectronics India
M. Roopashree, Texas Instruments India
S. Krishnan, Texas Instruments Inc Dallas
A. Amerasekera, Texas Instruments Inc Dallas
G. Palau, Texas Instruments Inc Dallas
pp. 122
D. Vinay Kumar, Indian Institute of Technology-Bombay
Nihar R. Mohapatra, Indian Institute of Technology-Bombay
Mahesh B. Patil, Indian Institute of Technology-Bombay
V. Ramgopal Rao, Indian Institute of Technology-Bombay
pp. 128
Session DT-2: ATPG and DFT
Arun Krishnamachary, The University of Texas at Austin
Jacob A. Abraham, The University of Texas at Austin
pp. 137
Vishwani D. Agrawal, Agere Systems
Dong Hyun Baik, University of Wisconsin-Madison
Yong Chang Kim, University of Wisconsin-Madison
Kewal K. Saluja, University of Wisconsin-Madison
pp. 143
S Roy, Engineering College, Kalyani
U Maulik, Engineering College, Kalyani
Biplab K Sikdar, Bengal Engineering College (D U)
pp. 155
Sukanta Das, Bengal Engineering College (D U)
Nilo Ganguly, IISWBM
Biplab K Sikdar, Bengal Engineering College (D U)
P Pal Chaudhuri, Bengal Engineering College (D U)
pp. 161
Session ES-2: VLSI Processors
Rohini Krishnan, Philips Research Laboratories
O.P. Gangwal, Philips Research Laboratories
Jos.v. Eijndhoven, Philips Research Laboratories
Anshul Kumar, Indian Institute Of Technology
pp. 177
Vadali Srinivasa Murty, Indian Institute of Technology Madras
P. C. Reghu Raj, Indian Institute of Technology Madras
S. Raman, Indian Institute of Technology Madras
pp. 183
K. Vlachos, Bell Labs AT EMEA Lucent Technologies
N. Nikolaou, Bell Labs AT EMEA Lucent Technologies
T. Orphanoudakis, Ellemedia Technologies
S. Perissakis, Ellemedia Technologies
D. Pnevmatikatos, D. Pnevmatikatos
G. Kornaros, Ellemedia Technologies
J. A Sanchez, Bell Labs AT EMEA Lucent Technologies
G. Konstantoulakis, InAccess Networks
pp. 195
B. Das, Indian Institute of Technology
Swapna Banerjee, Indian Institute of Technology
pp. 208
Session TE-3: Memory Technology
V. Degalahal, Pennsylvania State University
N. Vijaykrishnan, Pennsylvania State University
M. J. Irwin, Pennsylvania State University
pp. 227
Session DT-3: Verification and Synthesis
Daniel G. Saab, Case Western Reserve University
Jacob A. Abraham, The University of Texas at Austin
Vivekananda M. Vedula, The University of Texas at Austin
pp. 243
Yong Sin Kim, Korea University; University of California, Santa Cruz
Soo Hwan Kim, Korea University; University of California, Santa Cruz
Kwang-Hyun Baek, Rockwell Scientific Company
Suki Kim, Korea University; University of California, Santa Cruz
Sung-Mo Kang, University of California, Santa Cruz
pp. 261
Session ES-3: Security
Srivaths Ravi, NEC Laboratories America
Anand Raghunathan, NEC Laboratories America
Srimat Chakradhar, NEC Laboratories America
pp. 269
Subhayan Sen, Bengal Engineering ollege (D U)
Sk. Iqbal Hossain, Bengal Engineering ollege (D U)
Kabirul Islam, Bengal Engineering ollege (D U)
Dipanwita Roy Chowdhuri, Indian Institute of Technology
P Pal Chaudhuri, Bengal Engineering ollege (D U)
pp. 271
Chandrama Shaw, Bengal Engineering College (D U)
Debashis Chatterji, Bengal Engineering College (D U)
Pradipta Maji, Bengal Engineering College (D U)
Subhayan Sen, Bengal Engineering College (D U)
B. N. Roy, Bengal Engineering College (D U)
P. Pal Chaudhuri, Bengal Engineering College (D U)
pp. 277
Annajirao Garimella, Manipal Academy of Higher Education
M V V Satyanarayana, Tata Elxsi, Design & Development Centre
R Satish Kumar, Manipal Academy of Higher Education
P S Murugesh, Tata Elxsi, Design & Development Centre
U C Niranjan, Manipal Academy of Higher Education
pp. 283
Session TE-4: Low-Power Technologies
Debasis Samanta, Indian Institute of Technology
Ajit Pal, Indian Institute of Technology
pp. 303
J. Veerendra Kumar, Indian Institute of Technology Madras
K. Radhakrishna Rao, Indian Institute of Technology Madras
pp. 309
Session DT-4: Test Optimization
Session ES-4: System-on-a-Chip
Thomas Wild, Institute for Integrated Circuits
Jürgen Foag, Institute for Integrated Circuits
Nuria Pazos, Institute for Integrated Circuits
Winthir Brunnbauer, Infineon Technologies NA Corp.
pp. 376
Robert H. Bell, Jr., The University of Texas at Austin
Lizy Kurian John, The University of Texas at Austin
pp. 388
Bedabrata Pain, California Institute of Technology
Bruce Hancock, California Institute of Technology
Thomas Cunningham, California Institute of Technology
Guang Yang, California Institute of Technology
Suresh Seshadri, California Institute of Technology
Julie Heynssens, California Institute of Technology
Chris Wrigley, California Institute of Technology
pp. 395
Juha-Pekka Soininen, VTT Electronics (Technical Research Center of Finland)
Axel Jantsch, Laboratory of Electronics and Computer Systems
Martti Forsell, VTT Electronics (Technical Research Center of Finland)
Antti Pelkonen, VTT Electronics (Technical Research Center of Finland)
Jari Kreku, VTT Electronics (Technical Research Center of Finland)
Shashi Kumar, Laboratory of Electronics and Computer Systems
pp. 401
Session TE-5: Coupling Effects
Session DT-5: Power Estimation and Control
A. García-Ortiz, Darmstadt University of Technology
T.A. Murgan, Darmstadt University of Technology
M. Glesner, Darmstadt University of Technology
pp. 440
Session ES-5: High-Level Synthesis
Sumit Gupta, University of California at Irvine
Nikil Dutt, University of California at Irvine
Rajesh Gupta, University of California at Irvine
Alex Nicolau, University of California at Irvine
pp. 461
Weidong Wang, Princeton University
Niraj K. Jha, Princeton University
Anand Raghunathan, C&C Research Labs
Sujit Dey, University of California, San Diego
pp. 467
G.N. Mangalam, Cadence Design Systems
Sanjiv Narayan, Cadence Design Systems
Paul van Besouw, Cadence Design Systems
LaNae Avra, Cadence Design Systems
Anmol Mathur, Cadence Design Systems
Sanjeev Saluja, Cadence Design Systems
pp. 474
Session TE-6: Device Design
B. N. Ray, Electronics and Tele-Communication Engineering Department
P. Pal Chaudhuri, B. E. College (D.U.)
P. K. Nandi, B. E. College (D.U.)
P. K. Ghosh, Syracuse University
pp. 507
Session DT-6: Low-Power Design/Test
Bhargab B. Bhattacharya, University of Nebraska-Lincoln
Sharad C. Seth, University of Nebraska-Lincoln
Sheng Zhang, University of Nebraska-Lincoln
pp. 546
Session ES-6: Reconfigurable System Software
Kiran Puttegowda, Virginia Polytechnic Institute and State University
William Worek, Virginia Polytechnic Institute and State University
Nicholas Pappas, Virginia Polytechnic Institute and State University
Anusha Dandapani, Virginia Polytechnic Institute and State University
Peter Athanas, Virginia Polytechnic Institute and State University
Allan Dickerman, Virginia Bioinformatics Institute
pp. 561
Wu Jigang, Nanyang Technological University
Srikanthan Thambipillai, Nanyang Technological University
pp. 567
T.S. Rajesh Kumar, Texas Instruments India Ltd.
R. Govindarajan, Texas Instruments India Ltd.
C. P. Ravi Kumar, Indian Institute of Science
pp. 573
Amarjeet Singh, Indian Institute of Technology Delhi
Amit Chhabra, Indian Institute of Technology Delhi
Anup Gangwar, Indian Institute of Technology Delhi
Basant K. Dwivedi, Indian Institute of Technology Delhi
M. Balakrishnan, Indian Institute of Technology Delhi
Anshul Kumar, Indian Institute of Technology Delhi
pp. 585
Usage of this product signifies your acceptance of the Terms of Use.