This Article 
   
 Share 
   
 Bibliographic References 
   
 Add to: 
 
Digg
Furl
Spurl
Blink
Simpy
Google
Del.icio.us
Y!MyWeb
 
 Search 
   
IEEE International Conference on Sensor Networks, Ubiquitous, and Trustworthy Computing -Vol 1 (SUTC'06)
Configurable NAND Flash Translation Layer
Taichung, Taiwan
June 05-June 07
ISBN: 0-7695-2553-9
Yi-Lin Tsai, National Taiwan University, Taipei, Taiwan
Jen-Wei Hsieh, National Taiwan University, Taipei, Taiwan
Tei-Wei Kuo, National Taiwan University, Taipei, Taiwan
Flash memory is widely adopted in various consumer products, especially for embedded systems. With strong demands on product designs for overhead control and performance requirements, vendors must have an effective design for the mapping of logical block addresses (LBA?s) and physical addresses of data over flash memory. This paper targets such an essential issue by proposing a configurable mapping method that could trade the main-memory overhead with the system performance under the best needs of vendors. A series of experiments is conducted to provide insights on different configurations of the proposed method.
Citation:
Yi-Lin Tsai, Jen-Wei Hsieh, Tei-Wei Kuo, "Configurable NAND Flash Translation Layer," sutc, vol. 1, pp.118-127, IEEE International Conference on Sensor Networks, Ubiquitous, and Trustworthy Computing -Vol 1 (SUTC'06), 2006
Usage of this product signifies your acceptance of the Terms of Use.