loading...
  • S
  • SBAC-PAD
  • 2006
  • 18th International Symposium on Computer Architecture and High Performance Computing (SBAC-PAD'06)
Advanced Search 
18th International Symposium on Computer Architecture and High Performance Computing (SBAC-PAD'06)
Ouro Preto, MG, Brazil
October 17-October 20
ISBN: 0-7695-2704-3
Table of Contents
Cover
Introduction
High Perfomance Applications
Renata Araujo, Universidade Federal de Minas Gerais, Brazil
Guilherme Trielli, Universidade Federal de Minas Gerais, Brazil
Gustavo Orair, Universidade Federal de Minas Gerais, Brazil
Wagner Meira Jr., Universidade Federal de Minas Gerais, Brazil
Renato Ferreira, Universidade Federal de Minas Gerais, Brazil
Dorgival Guedes, Universidade Federal de Minas Gerais, Brazil
pp. 3-10
Alvaro Luiz Fazenda, Instituto Nacional de Pesquisas Espaciais, Brazil
Eduardo Hidenori Enari, Instituto Nacional de Pesquisas Espaciais, Brazil
Luiz Flavio Rodrigues, Instituto Nacional de Pesquisas Espaciais, Brazil
Jairo Panetta, Instituto Nacional de Pesquisas Espaciais, Brazil
pp. 11-20
Grid and Cluster Computing 1
Felipe Martins, Federal University of Ceara, Brazil
Marcio Maia, Federal University of Ceara, Brazil
Rossana M. de Castro Andrade, Federal University of Ceara, Brazil
Aldri L. dos Santos, Federal University of Ceara, Brazil
Jose Neuman de Souza, Federal University of Ceara, Brazil
pp. 28-35
Processor Microarchitecture
P. Rounce, University College London, UK
A. F. De Souza, Universidade Federal do Esp?rito Santo, Brazil
pp. 63-72
Grid and Cluster Computing 2
George Teodoro, Universidade Federal de Minas Gerais, Brazil
Tulio Tavares, Universidade Federal de Minas Gerais, Brazil
Renato Ferreira, Universidade Federal de Minas Gerais, Brazil
Tahsin Kurc, The Ohio State University, USA
Wagner Meira Jr., Universidade Federal de Minas Gerais, Brazil
Dorgival Guedes, Universidade Federal de Minas Gerais, Brazil
Tony Pan, The Ohio State University, USA
Joel Saltz, The Ohio State University, USA
pp. 81-90
Performance Measurement and Analysis
Fredrik Warg, Chalmers University of Technology, Sweden
Per Stenstrom, Chalmers University of Technology, Sweden
pp. 91-98
Ram Srinivasan, New Mexico State University, Los Alamos National Laboratory, USA
Jeanine Cook, New Mexico State University, Los Alamos National Laboratory, USA
Olaf Lubeck, New Mexico State University, Los Alamos National Laboratory, USA
pp. 107-116
Memory Hierarchy Architecture
Martin Thuresson, Chalmers University of Technology, Sweden
Per Stenstrom, Chalmers University of Technology, Sweden
pp. 117-124
Abel Guilhermino Silva Filho, University of Pernambuco (UPE), Brazil
Pablo Viana, Federal University of Pernambuco (UFPE), Brazil
Edna Barros, Federal University of Pernambuco (UFPE), Brazil
Manoel Eusebio Lima, Federal University of Pernambuco (UFPE), Brazil
pp. 125-132
R. Ubal, Universidad Politecnica de Valencia, Spain
J. Sahuquillo, Universidad Politecnica de Valencia, Spain
S. Petit, Universidad Politecnica de Valencia, Spain
P. Lopez, Universidad Politecnica de Valencia, Spain
pp. 133-140
Parallel and Distributed Algorithms, Architectures and Interconnection Networks
Frank Olaf Sem-Jacobsen, Simula Research Laboratory, Norway
Olav Lysne, Simula Research Laboratory, Norway
Tor Skeie, Simula Research Laboratory, Norway
pp. 151-158
Vasanth Krishna Namasivayam, University of Southern California, Los Angeles, USA
Animesh Pathak, University of Southern California, Los Angeles, USA
Viktor K. Prasanna, University of Southern California, Los Angeles, USA
pp. 167-176
Reconfigurable Systems and Operating System Support for Specific Applications
M. C. Andrade, Universidade Federal de S?o Carlos, Brazil
C. E. Mor?, Universidade Federal de S?o Carlos, Brazil
J. H Saito, Universidade Federal de S?o Carlos, Brazil
pp. 177-184
Youhui Zhang, Tsinghua University, China
Yu Gu, Tsinghua University, China
Hongyi Wang, Tsinghua University, China
Dongsheng Wang, Tsinghua University, China
pp. 185-192
Author Index
Usage of this product signifies your acceptance of the Terms of Use.