CSDL Home R RTAS 2013 2013 IEEE 19th Real-Time and Embedded Technology and Applications Symposium (RTAS)
April 9, 2013 to April 11, 2013
A. Abel , Dept. of Comput. Sci., Saarland Univ., Saarbrucken, Germany
J. Reineke , Dept. of Comput. Sci., Saarland Univ., Saarbrucken, Germany
Modern microarchitectures employ memory hierarchies involving one or more levels of cache memory to hide the large latency gap between the processor and main memory. Cycle-accurate simulators, self-optimizing software systems, and platform-aware compilers need accurate models of the memory hierarchy to produce useful results. Similarly, worst-case execution time analyzers require faithful models, both for soundness and precision. Unfortunately, sufficiently precise documentation of the logical organization of the memory hierarchy is seldom available publicly. In this paper, we propose an algorithm to automatically model the cache replacement policy by measurements on the actual hardware. We have implemented and applied this algorithm to various popular microarchitectures, uncovering a previously undocumented cache replacement policy in the Intel Atom D525.
Inference algorithms, Microarchitecture, Indexes, Hardware, Vectors, Analytical models, Radiation detectors,
A. Abel, J. Reineke, "Measurement-based modeling of the cache replacement policy", RTAS, 2013, 2013 IEEE 19th Real-Time and Embedded Technology and Applications Symposium (RTAS), 2013 IEEE 19th Real-Time and Embedded Technology and Applications Symposium (RTAS) 2013, pp. 65-74, doi:10.1109/RTAS.2013.6531080