|
| This Article | ||
| ||
| Share | ||
| Bibliographic References | ||
| Add to: | ||
 Digg  Furl  Spurl  Blink  Simpy  Google  Del.icio.us  Y!MyWeb | ||
| Search | ||
| ||
2011 International Conference on Reconfigurable Computing and FPGAs
Efficient Hardware Accelerator for IPSec Based on Partial Reconfiguration on Xilinx FPGAs
Cancun, Quintana Roo Mexico
November 30-December 02
ISBN: 978-0-7695-4551-6
| ASCII Text | x | ||
| Ahmad Salman, Marcin Rogawski, Jens-Peter Kaps, "Efficient Hardware Accelerator for IPSec Based on Partial Reconfiguration on Xilinx FPGAs," Reconfigurable Computing and FPGAs, International Conference on, pp. 242-248, 2011 International Conference on Reconfigurable Computing and FPGAs, 2011. | |||
| BibTex | x | ||
| @article{ 10.1109/ReConFig.2011.33, author = {Ahmad Salman and Marcin Rogawski and Jens-Peter Kaps}, title = {Efficient Hardware Accelerator for IPSec Based on Partial Reconfiguration on Xilinx FPGAs}, journal ={Reconfigurable Computing and FPGAs, International Conference on}, volume = {0}, year = {2011}, isbn = {978-0-7695-4551-6}, pages = {242-248}, doi = {http://doi.ieeecomputersociety.org/10.1109/ReConFig.2011.33}, publisher = {IEEE Computer Society}, address = {Los Alamitos, CA, USA}, } | |||
| RefWorks Procite/RefMan/Endnote | x | ||
| TY - CONF JO - Reconfigurable Computing and FPGAs, International Conference on TI - Efficient Hardware Accelerator for IPSec Based on Partial Reconfiguration on Xilinx FPGAs SN - 978-0-7695-4551-6 SP242 EP248 A1 - Ahmad Salman, A1 - Marcin Rogawski, A1 - Jens-Peter Kaps, PY - 2011 KW - Partial reconfiguration KW - IPSec KW - Xilinx FPGA VL - 0 JA - Reconfigurable Computing and FPGAs, International Conference on ER - | |||
In this paper we present a practical low-end embedded system solution for Internet Protocol Security (IPSec) implemented on the smallest Xilinx Field Programmable Gate Array (FPGA) device in the Virtex 4 family. The proposed solution supports the three main IPSec protocols: Encapsulating Security Payload (ESP), Authentication Header (AH) and Internet Key Exchange (IKE). This system uses efficiently hardware-software co-design and partial reconfiguration techniques. Thanks to utilization of both methods we were able to save a significant portion of hardware resources with a relatively small penalty in terms of performance. In this work we propose a division of the basic mechanisms of IPSec protocols, namely cryptographic algorithms and their modes of operation to be implemented either in software or hardware. Through this, we were able to combine the high performance offered by a hardware solution with the flexibility of a software implementation. We show that a typical IPSec protocol configuration can be combined with Partial Reconfiguration techniques in order to efficiently utilize hardware resources.
Index Terms:
Partial reconfiguration, IPSec, Xilinx FPGA
Citation:
Ahmad Salman, Marcin Rogawski, Jens-Peter Kaps, "Efficient Hardware Accelerator for IPSec Based on Partial Reconfiguration on Xilinx FPGAs," reconfig, pp.242-248, 2011 International Conference on Reconfigurable Computing and FPGAs, 2011
Usage of this product signifies your acceptance of the Terms of Use.