|
| This Article | ||
| ||
| Share | ||
| Bibliographic References | ||
| Add to: | ||
| | ||
| Search | ||
| ||
12th Pacific Rim International Symposium on Dependable Computing (PRDC'06)
A Single-Chip Fail-Safe Microprocessor with Memory Data Comparison Feature
Riverside, California
December 18-December 20
ISBN: 0-7695-2724-8
| ASCII Text | x | ||
| Kotaro Shimamura, Takeshi Takehara, Yosuke Shima, Kunihiko Tsunedomi, "A Single-Chip Fail-Safe Microprocessor with Memory Data Comparison Feature," Pacific Rim International Symposium on Dependable Computing, IEEE, pp. 359-368, 12th Pacific Rim International Symposium on Dependable Computing (PRDC'06), 2006. | |||
| BibTex | x | ||
| @article{ 10.1109/PRDC.2006.14, author = {Kotaro Shimamura and Takeshi Takehara and Yosuke Shima and Kunihiko Tsunedomi}, title = {A Single-Chip Fail-Safe Microprocessor with Memory Data Comparison Feature}, journal ={Pacific Rim International Symposium on Dependable Computing, IEEE}, volume = {0}, year = {2006}, isbn = {0-7695-2724-8}, pages = {359-368}, doi = {http://doi.ieeecomputersociety.org/10.1109/PRDC.2006.14}, publisher = {IEEE Computer Society}, address = {Los Alamitos, CA, USA}, } | |||
| RefWorks Procite/RefMan/Endnote | x | ||
| TY - CONF JO - Pacific Rim International Symposium on Dependable Computing, IEEE TI - A Single-Chip Fail-Safe Microprocessor with Memory Data Comparison Feature SN - 0-7695-2724-8 SP359 EP368 A1 - Kotaro Shimamura, A1 - Takeshi Takehara, A1 - Yosuke Shima, A1 - Kunihiko Tsunedomi, PY - 2006 KW - null VL - 0 JA - Pacific Rim International Symposium on Dependable Computing, IEEE ER - | |||
DOI Bookmark: http://doi.ieeecomputersociety.org/10.1109/PRDC.2006.14
A single-chip fail-safe microprocessor has been developed. It contains two processor cores and realizes self-checking feature by comparing the processing results of the two processor cores. In order to overcome redundant input disagreement problem, two mechanisms have been implemented. The one is input data exchange mechanism used with bus comparison feature. The other is memory data comparison and copy mechanism. With the memory data comparison mechanism, input data comparison overhead can be reduced, which is especially useful for short period control task with many input data. The microprocessor utilizes 0.18?m CMOS process and integrates 512KB RAM and 25M transistors random logic in a 14.75mm x 14.75mm die. With the developed microprocessor, the size of a fault-tolerant controller can be reduced, which makes it easy to embed fault-tolerant controllers into equipments controlled.
Citation:
Kotaro Shimamura, Takeshi Takehara, Yosuke Shima, Kunihiko Tsunedomi, "A Single-Chip Fail-Safe Microprocessor with Memory Data Comparison Feature," prdc, pp.359-368, 12th Pacific Rim International Symposium on Dependable Computing (PRDC'06), 2006
Usage of this product signifies your acceptance of the Terms of Use.
