This Article 
   
 Share 
   
 Bibliographic References 
   
 Add to: 
 
Digg
Furl
Spurl
Blink
Simpy
Google
Del.icio.us
Y!MyWeb
 
 Search 
   
11th Pacific Rim International Symposium on Dependable Computing (PRDC'05)
Design of Defect Tolerant Wallace Multiplier
Changsha, Hunan, China
December 12-December 14
ISBN: 0-7695-2492-3
Kazuteru NAMBA, Chiba University, Japan
Hideo IT0, Chiba University, Japan
This paper proposes a design of a defect tolerant Wallace multipliers. A repair procedure for the pro- posed design i s also shown. T h i s paper evaluates t h e proposed design from the view point of t h e yield, area and delay time. For example, the yield of a 32 x 32 Wallace multiplier increases from 0.90 t o 0.99 by applying the proposed design while the area increases by a factor of 1.39.
Citation:
Kazuteru NAMBA, Hideo IT0, "Design of Defect Tolerant Wallace Multiplier," prdc, pp.300-304, 11th Pacific Rim International Symposium on Dependable Computing (PRDC'05), 2005
Usage of this product signifies your acceptance of the Terms of Use.