|
| This Article | ||
| ||
| Share | ||
| Bibliographic References | ||
| Add to: | ||
| | ||
| Search | ||
| ||
Seventh Pacific Rim International Symposium on Dependable Computing (PRDC'00)
Integration of asynchronous and self-checking multiple-valued current-mode circuits based on dual-rail differential logic
Los Angeles, California
December 18-December 20
ISBN: 0-7695-0975-4
| ASCII Text | x | ||
| T. Hanyu, T. Ike, M. Kameyama, "Integration of asynchronous and self-checking multiple-valued current-mode circuits based on dual-rail differential logic," Pacific Rim International Symposium on Dependable Computing, IEEE, pp. 27, Seventh Pacific Rim International Symposium on Dependable Computing (PRDC'00), 2000. | |||
| BibTex | x | ||
| @article{ 10.1109/PRDC.2000.897281, author = {T. Hanyu and T. Ike and M. Kameyama}, title = {Integration of asynchronous and self-checking multiple-valued current-mode circuits based on dual-rail differential logic}, journal ={Pacific Rim International Symposium on Dependable Computing, IEEE}, volume = {0}, year = {2000}, isbn = {0-7695-0975-4}, pages = {27}, doi = {http://doi.ieeecomputersociety.org/10.1109/PRDC.2000.897281}, publisher = {IEEE Computer Society}, address = {Los Alamitos, CA, USA}, } | |||
| RefWorks Procite/RefMan/Endnote | x | ||
| TY - CONF JO - Pacific Rim International Symposium on Dependable Computing, IEEE TI - Integration of asynchronous and self-checking multiple-valued current-mode circuits based on dual-rail differential logic SN - 0-7695-0975-4 SP EP A1 - T. Hanyu, A1 - T. Ike, A1 - M. Kameyama, PY - 2000 KW - current-mode logic; current-mode circuits; asynchronous circuits; logic testing; dual-rail differential logic; multiple-valued current-mode circuits; self-checking circuit; asynchronous-control circuit VL - 0 JA - Pacific Rim International Symposium on Dependable Computing, IEEE ER - | |||
A new multiple-valued current-mode (MVCM) integrated circuit based on dual-rail differential logic, whose current-driving capability is high at a low supply voltage, is proposed to realize a totally self-checking circuit and an asynchronous-control circuit. Two nMOS transistors with different threshold voltages are used as complementary pass switches in the proposed differential-pair circuit (DPC), so that the outputs of the DPC always become stable even when non-code-word input (1, 1) are applied, which makes it possible to design a self-checking circuit by using the MVCM circuit. In addition, the dual-rail MVCM circuit technique can be naturally utilized for efficient realization of a two-color dual-rail data-transfer scheme in asynchronous communication. In fact, it is demonstrated that the performance of both a self-checking multiplier and a simple asynchronous control circuit is superior to that of the corresponding ordinary implementation.
Index Terms:
current-mode logic; current-mode circuits; asynchronous circuits; logic testing; dual-rail differential logic; multiple-valued current-mode circuits; self-checking circuit; asynchronous-control circuit
Citation:
T. Hanyu, T. Ike, M. Kameyama, "Integration of asynchronous and self-checking multiple-valued current-mode circuits based on dual-rail differential logic," prdc, pp.27, Seventh Pacific Rim International Symposium on Dependable Computing (PRDC'00), 2000
Usage of this product signifies your acceptance of the Terms of Use.
