This Article 
   
 Share 
   
 Bibliographic References 
   
 Add to: 
 
Digg
Furl
Spurl
Blink
Simpy
Google
Del.icio.us
Y!MyWeb
 
 Search 
   
Eighth International Conference on Parallel and Distributed Computing, Applications and Technologies (PDCAT 2007)
Adelaide, Australia
December 03-December 06
ISBN: 0-7695-3049-4
There have been many previous attempts to accelerate MT19937 using FPGAs but we believe that we can sub- stantially improve the previous implementations to develop a higher throughput and more area time efficient design. In this paper we first present a single port design and then present an enhanced 624 port hardware implementations of the MT19937 algorithm that has a throughput of 119.6?109 32 bit random numbers per second, which is more than 17 times that of the previously best published uniform random number generator. Furthermore it has the lowest area time metric of all the currently published FPGA based pseudo uniform random number generators.
Citation:
Vinay Sriram, David Kearney, "High Throughput Multi-port MT19937 Uniform Random Number Generator," pdcat, pp.157-158, Eighth International Conference on Parallel and Distributed Computing, Applications and Technologies (PDCAT 2007), 2007
Usage of this product signifies your acceptance of the Terms of Use.