- P
- PARELEC
- 2004
- International Conference on Parallel Computing in Electrical Engineering, (PARELEC'04)
| | This Publication | |
| | | |
| |
| |
| | Bibliographic References | |
| |
| |
| | |
International Conference on Parallel Computing in Electrical Engineering, (PARELEC'04)
Dresden, Germany
September 07-September 10
ISBN: 0-7695-2080-4
Table of Contents
 | null |
 | Invited Talks |
Invited Talk III: See Addendum in the conference program
 | Session A1: Parallel System Architectures I |
Adam Smyk, Polish-Japanese Institute of Information Technology, Warsaw, Poland
Marek Tudruj, Polish-Japanese Institute of Information Technology, Warsaw, Poland; Polish Academy of Sciences, Poland
pp. 19-24
 | Session B1: Design and Design Automation I |
Jie Guo, Dresden University of Technology, Germany
pp. 39-44
Ren? Sch?, Dresden University of Technology, Germany
pp. 51-55
 | Session A2: Methods for Parallelization |
Lukasz Masko, Institute of Computer Science of the Polish Academy of Sciences, Poland
Marek Tudruj, Institute of Computer Science of the Polish Academy of Sciences, Poland; Polish-Japanese Institute of Information Technology, Poland
pp. 59-64
 | Session B2: Methods for Automatic Parallelization |
J? Teich, University of Erlangen-Nuremberg, Germany
pp. 79-84
R. Kocisz, Technical University of Szczecin, Poland
pp. 91-96
 | Session A3: Specification and Modeling of Parallel Systems |
Uwe Hatnik, Fraunhofer Institute for Integrated Circuits, Germany
Sven Altmann, Fraunhofer Institute for Integrated Circuits, Germany
pp. 114-119
 | Session B3: Parallel System Architectures II |
 | Session A4: Numerical Methods for Parallel Processing I |
Konrad Radzik, Polish-Japanese Institute of Information Technology
pp. 143-145
Adam Skorek, Universit? du Qu?bec ? Trois-Rivi?res, Canada
pp. 152-155
 | Session B4: Reconfigurable Computing I |
T. Kuhn, University of Tuebingen, Germany
pp. 171-176
 | Session A5: Numerical Methods for Parallel Processing II |
Andrzej Jordan, Polish-Japanese Institute of Information Technology, Poland
pp. 189-193
 | Session B5: Embedded Multiprocessors (and Network Processors) |
Jan M?, Dresden University of Technology, Germany
J?rgen Kelber, University of Applied Sciences Schmalkalden, Germany
pp. 215-220
 | Session A6: Fault-Tolerant and Evolutionary Systems |
Jamil Saif, Gdansk University of Technology, Poland
pp. 246-248
 | Session B6: Reconfigurable Computing II |
Dietmar Fey, Friedrich-Schiller-University Jena, Germany
Lutz Hoppe, Friedrich-Schiller-University Jena, Germany
pp. 251-255
 | Session A7: Parallel Software Environments I |
 | Session B7: Real Time Parallel Computing I |
Anna Nepomniaschaya, Institute of Computational Mathematics and Mathematical Geophysics, Russia
pp. 297-302
 | Session A8: Parallel Software Environments II |
D. Kopanski, Polish-Japanese Institute of Information Technology, Poland
J. Borkowski, Polish-Japanese Institute of Information Technology, Poland
M. Tudruj, Polish-Japanese Institute of Information Technology, Poland; Polish Academy of Sciences, Poland
pp. 323-327
Janusz Borkowski, Polish-Japanese Institute for Information Technology, Warsaw, Poland
pp. 328-333
 | Session B8: Real Time Parallel Computing II |
 | Posters |
G. Cichon, Dresden University of Technology, Germany
H. Seidel, Dresden University of Technology, Germany
pp. 372-375
Marek Tudruj, Institute of Computer Science of the Polish Academy of Sciences; Polish-Japanese Institute of Information Technology
Lukasz Masko, Institute of Computer Science of the Polish Academy of Sciences
pp. 386-389
Marek Tudruj, Institute of Computer Science PAS, Warsaw, Poland
pp. 398-401
Usage of this product signifies your acceptance of the
Terms of Use.
| | | | | | | |