|
| This Article | ||
| ||
| Share | ||
| Bibliographic References | ||
| Add to: | ||
| | ||
| Search | ||
| ||
International Conference on Parallel Computing in Electrical Engineering, (PARELEC'04)
Employing Compilers for Determining Architectural Features of Application-Specific DSPs
Dresden, Germany
September 07-September 10
ISBN: 0-7695-2080-4
| ASCII Text | x | ||
| Jie Guo, Michael Hosemann, Gerhard P. Fettweis, "Employing Compilers for Determining Architectural Features of Application-Specific DSPs," Parallel Computing in Electrical Engineering, 2004. International Conference on, pp. 39-44, International Conference on Parallel Computing in Electrical Engineering, (PARELEC'04), 2004. | |||
| BibTex | x | ||
| @article{ 10.1109/PCEE.2004.31, author = {Jie Guo and Michael Hosemann and Gerhard P. Fettweis}, title = {Employing Compilers for Determining Architectural Features of Application-Specific DSPs}, journal ={Parallel Computing in Electrical Engineering, 2004. International Conference on}, volume = {0}, year = {2004}, isbn = {0-7695-2080-4}, pages = {39-44}, doi = {http://doi.ieeecomputersociety.org/10.1109/PCEE.2004.31}, publisher = {IEEE Computer Society}, address = {Los Alamitos, CA, USA}, } | |||
| RefWorks Procite/RefMan/Endnote | x | ||
| TY - CONF JO - Parallel Computing in Electrical Engineering, 2004. International Conference on TI - Employing Compilers for Determining Architectural Features of Application-Specific DSPs SN - 0-7695-2080-4 SP39 EP44 A1 - Jie Guo, A1 - Michael Hosemann, A1 - Gerhard P. Fettweis, PY - 2004 KW - null VL - 0 JA - Parallel Computing in Electrical Engineering, 2004. International Conference on ER - | |||
DOI Bookmark: http://doi.ieeecomputersociety.org/10.1109/PCEE.2004.31
In order to achieve high performance and low hardware overhead over application specific integrated circuits (ASICs), application-specific DSPs (AS-DSPs) are more and more widely used. However, designing them is still a tedious, time-consuming and error-prone task since each application has to be analyzed thoroughly, which is usually done by hand. Recently, we proposed a platform approach to design data paths for AS-DSPs. In this paper we are introducing a compiler-based methodology to speed-up and simplify the customization of the data path platform. Based on the SUIF compiler framework by Stanford University, we implemented analysis passes to determine the kind and useful number of functional units, the potential degree of parallelism, and the required connectivity between functional units.
Citation:
Jie Guo, Michael Hosemann, Gerhard P. Fettweis, "Employing Compilers for Determining Architectural Features of Application-Specific DSPs," parelec, pp.39-44, International Conference on Parallel Computing in Electrical Engineering, (PARELEC'04), 2004
Usage of this product signifies your acceptance of the Terms of Use.
