|
| This Article | ||
| ||
| Share | ||
| Bibliographic References | ||
| Add to: | ||
| | ||
| Search | ||
| ||
2011 International Conference on Parallel Architectures and Compilation Techniques
Scalable and Efficient Bounds Checking for Large-Scale CMP Environments
Galveston, Texas USA
October 10-October 14
ISBN: 978-0-7695-4566-0
| ASCII Text | x | ||
| Baik Song An, Ki Hwan Yum, Eun Jung Kim, "Scalable and Efficient Bounds Checking for Large-Scale CMP Environments," Parallel Architectures and Compilation Techniques, International Conference on, pp. 193-194, 2011 International Conference on Parallel Architectures and Compilation Techniques, 2011. | |||
| BibTex | x | ||
| @article{ 10.1109/PACT.2011.36, author = {Baik Song An and Ki Hwan Yum and Eun Jung Kim}, title = {Scalable and Efficient Bounds Checking for Large-Scale CMP Environments}, journal ={Parallel Architectures and Compilation Techniques, International Conference on}, volume = {0}, year = {2011}, issn = {1089-795X}, pages = {193-194}, doi = {http://doi.ieeecomputersociety.org/10.1109/PACT.2011.36}, publisher = {IEEE Computer Society}, address = {Los Alamitos, CA, USA}, } | |||
| RefWorks Procite/RefMan/Endnote | x | ||
| TY - CONF JO - Parallel Architectures and Compilation Techniques, International Conference on TI - Scalable and Efficient Bounds Checking for Large-Scale CMP Environments SN - 1089-795X SP193 EP194 A1 - Baik Song An, A1 - Ki Hwan Yum, A1 - Eun Jung Kim, PY - 2011 KW - architecture KW - chip-multiprocessor KW - security KW - memory attacks KW - bounds checking VL - 0 JA - Parallel Architectures and Compilation Techniques, International Conference on ER - | |||
DOI Bookmark: http://doi.ieeecomputersociety.org/10.1109/PACT.2011.36
We attempt to provide an architectural support for fast and efficient bounds checking for multithread work-loads in chip-multiprocessor (CMP) environments. Bounds information sharing and smart tagging help to perform bounds checking more effectively utilizing the characteristics of a pointer. Also, the BCache architecture allows fast access to the bounds information. Simulation results show that the proposed scheme increases ¥ìPC of memory operations by 29% on average compared to the previous hardware scheme.
Index Terms:
architecture, chip-multiprocessor, security, memory attacks, bounds checking
Citation:
Baik Song An, Ki Hwan Yum, Eun Jung Kim, "Scalable and Efficient Bounds Checking for Large-Scale CMP Environments," pact, pp.193-194, 2011 International Conference on Parallel Architectures and Compilation Techniques, 2011
Usage of this product signifies your acceptance of the Terms of Use.
