CSDL - Proceedings P

Organizing Committee (PDF)

pp. x

Program Committee (PDF)

pp. xi

Reviewers (PDF)

pp. xii

Session 1: Microarchitecture

Exploring Instruction-Fetch Bandwidth Requirement in Wide-Issue Superscalar Processors (Abstract)

Pierre Michaud, IRISA/INRIA

Andre Seznec, IRISA/INRIA

Stephan Jourdan, Intel Corporation

pp. 2

PDF

MPEG-2 Video Decompression on Simultaneous Multithreaded Multimedia Processors (Abstract)

Heiko Oehring, VIONA Development GmbH

Ulrich Sigmund, VIONA Development GmbH

Theo Ungerer, University of Karlsruhe

pp. 11

PDF

A Fully Asynchronous Superscalar Architecture (Abstract)

D.K. Arvind, University of Edinburgh

Robert D. Mullins, University of Edinburgh

pp. 17

PDF

Session 2: Multithreading

The Need for Fast Communication in Hardware-Based Speculative Chip Multiprocessors (Abstract)

Venkata Krishnan, Compaq Computer Corporation

Josep Torrellas, University of Illinois at Urbana-Champaign

pp. 24

PDF

A Multithreaded Java Microcontroller for Thread-Oriented Real-Time Event Handling (Abstract)

U. Brinkschulte, Institute of Process Control

C. Krakowski, Institute of Process Control

J. Kreuzinger, University of Karlsruhe

Th. Ungerer, University of Karlsruhe

pp. 34

PDF

On Dynamic Speculative Thread Partitioning and the MEM-Slicing Algorithm (Abstract)

Lucian Codrescu, Georgia Institute of Technology

D. Scott Wills, Georgia Institute of Technology

pp. 40

PDF

Session 3: Prediction Mechanisms

Branch Prediction Using Selective Branch Inversion (Abstract)

Srilatha Manne, Compaq Computer Corporation

Artur Klauser, University of Colorado at Boulder

Dirk Grunwald, University of Colorado at Boulder

pp. 48

PDF

Control-Flow Speculation through Value Prediction for Superscalar Processors (Abstract)

Jose Gonzalez, Universitat Politecnica de Catalunya

Antonio Gonzalez, Universitat Politecnica de Catalunya

pp. 57

PDF

Exploring Last n Value Prediction (Abstract)

Martin Burtscher, University of Colorado

Benjamin G. Zorn, Microsoft Corporation

pp. 66

PDF

Session 4: Compilation Techniques

Evaluating Register Allocation and Instruction Scheduling Techniques in Out-Of-Order Issue Processors (Abstract)

Madhavi Gopal Valluri, University of Texas at Austin

R. Govindarajan, Indian Institute of Science

pp. 78

PDF

Containers on the Parallelization of General-Purpose Java Programs (Abstract)

Peng Wu, University of Illinois at Urbana-Champaign

David Padua, University of Illinois at Urbana-Champaign

pp. 84

PDF

The Modulo Interval: A Simple and Practical Representation for Program Analysis (Abstract)

Tsuneo Nakanishi, Nara Institute of Science and Technology

Akira Fukuda, Nara Institute of Science and Technology

Kazuki Joe, Nara Women's University

Constantine D. Polychronopoulos, University of Illinois at Urbana-Champaign

pp. 91

PDF

Session 5: Performance Characterization

Memory System Support for Image Processing (Abstract)

Lixin Zhang, University of Utah

John B. Carter, University of Utah

Wilson C. Hsieh, University of Utah

Sally A. McKee, University of Utah

pp. 98

PDF

Performance Characteristics of a Network of Commodity Multiprocessors for the NAS Benchmarks Using a Hybrid Memory Model (Abstract)

Franck Cappello, Universit? Paris-Sud

Olivier Richard, Universit? Paris-Sud

pp. 108

PDF

Quantifying the Benefits of SPECint Distant Parallelism in Simultaneous Multi-Threading Architectures (Abstract)

Daniel Ortega, Polytechnic University of Catalonia

Ivan Martel, Polytechnic University of Catalonia

Eduard Ayguade, Polytechnic University of Catalonia

Mateo Valero, Polytechnic University of Catalonia

Venkata Krishnan, Compaq Computer Corporation

pp. 117

PDF

Invited Talk

High-End Computing Technology: Where is it Heading? (Abstract)

Greg Astfalk, Hewlett-Packard Company

pp. 126

PDF

Session 6: Advanced Compilation

LaTTe: A Java VM Just-in-Time Compiler with Fast and Efficient Register Allocation (Abstract)

Byung-Sun Yang, Seoul National University

Soo-Mook Moon, Seoul National University

Seongbae Park, Seoul National University

Junpyo Lee, Seoul National University

SeungIl Lee, Seoul National University

Jinpyo Park, Seoul National University

Yoo C. Chung, Seoul National University

Suhyun Kim, Seoul National University

Kemal Ebcioglu, IBM T. J. Watson Research Center

Erik Altman, IBM T. J. Watson Research Center

pp. 128

PDF

Automatic Parallelization of Recursive Procedures (Abstract)

Manish Gupta, IBM T.J. Watson Research Center

Sayak Mukhopadhyay, Mobius Management Systems

Navin Sinha, IBM Global Services India Limited

pp. 139

PDF

On the Complexity of Loop Fusion (Abstract)

Alain Darte, ?cole Normale Sup?rieure de Lyon

pp. 149

PDF

Session 7: Micro-Clusters, Clusters and SMPs

A Cost-Effective Clustered Architecture (Abstract)

Ramon Canal, Universitat Politecnica de Catalunya

Joan-Manuel Parcerisa, Universitat Politecnica de Catalunya

Antonio Gonzalez, Universitat Politecnica de Catalunya

pp. 160

PDF

Optimizing Data Locality for SCI-Based PC-Clusters with the SMiLE Monitoring Approach (Abstract)

Wolfgang Karl, Technische Universit?t M?nchen

Markus Leberecht, Technische Universit?t M?nchen

Martin Schulz, Technische Universit?t M?nchen

pp. 169

PDF

Dynamic Linking on a Shared-Memory Multiprocessor (Abstract)

Bowen Alpern, IBM T. J. Watson Research Center

Mark Charney, IBM T. J. Watson Research Center

Jong-Deok Choi, IBM T. J. Watson Research Center

Anthony Cocchi, IBM T. J. Watson Research Center

Derek Lieber, IBM T. J. Watson Research Center

pp. 177

PDF

Reducing Cache Conflicts by Partitioning and Privatizing Shared Arrays (Abstract)

Zhiyuan Li, Purdue University

pp. 183

PDF

Session 8: Applied Analytical Techniques

Localizing Non-Affine Array References (Abstract)

Nicholas Mitchell, University of California at San Diego

Larry Carter, University of California at San Diego

Jeanne Ferrante, University of California at San Diego

pp. 192

PDF

On Reducing False Sharing While Improving Locality on Shared Memory Multiprocessors (Abstract)

Mahmut Kandemir, Northwestern University

Alok Choudhary, Northwestern University

Prith Banerjee, Northwestern University

J. Ramanujam, Louisiana State University

pp. 203

PDF

Lower Bounding Techniques for the Multiprocessor Scheduling Problem with Communication Delay (Abstract)

Satoshi Fujita, Hiroshima University

Tadanori Nakagawa, Hiroshima University

pp. 212

PDF

Automatic Analytical Modeling for the Estimation of Cache Misses (Abstract)

Basilio B. Fraguela, Universidade da Coru?

Ramon Doallo, Universidade da Coru?

Emilio L. Zapata, Universidad de Malaga

pp. 221

PDF

Linux Alighted: Down to Earth Clusters (Abstract)

Beau Vrolyk, Silicon Graphics

pp. 234

PDF

Session 9: Architecture-Driven Compilation

Cameron: High Level Language Compilation for Reconfigurable Systems (Abstract)

Jeff Hammes, Colorado State University

Bob Rinker, Colorado State University

Wim Bohm, Colorado State University

Walid Najjar, Colorado State University

Bruce Draper, Colorado State University

Ross Beveridge, Colorado State University

pp. 236

PDF

Predicated Static Single Assignment (Abstract)

Lori Carter, University of California at San Diego

Beth Simon, University of California at San Diego

Brad Calder, University of California at San Diego

Larry Carter, University of California at San Diego

Jeanne Ferrante, University of California at San Diego

pp. 245

PDF

The Effect of Program Optimization on Trace Cache Efficiency (Abstract)

Derek L. Howard, IBM Server Group

Mikko H. Lipasti, University of Wisconsin

pp. 256

PDF

Session 10: Advanced Parallelization

Data Dependence Testing in Practice (Abstract)

Kleanthis Psarris, University of Texas at San Antonio

Konstantinos Kyriakopoulos, University of Texas at San Antonio

pp. 264

PDF

On Index Set Splitting (Abstract)

Martin Griebl, Universit?t Passau

Christian Lengauer, Universit?t Passau

Paul Feautrier, Universit? de Versailles

pp. 274

PDF

Efficient Parallelization using Combined Loop and Data Transformations (Abstract)

M.F.P. O'Boyle, University of Edinburgh

P.M.W. Knijnenburg, Leiden University

pp. 283

PDF

Session 11: Predication and Speculation

Caching and Predicting Branch Sequences for Improved Fetch Effectiveness (Abstract)

Soner Onder, Michigan Technological University

Jun Xu, University of Illinois at Urbana-Champaign

Rajiv Gupta, University of Arizona

pp. 294

PDF

In Search of Speculative Thread-Level Parallelism (Abstract)

Jeffrey T. Oplinger, Stanford University

David L. Heine, Stanford University

Monica S. Lam, Stanford University

pp. 303

PDF

Looking at History to Filter Allocations in Prediction Tables (Abstract)

Enric Morancho, Universitat Polit?cnica de Catalunya

José María Llabería, Universitat Polit?cnica de Catalunya

Àngel Olivé, Universitat Polit?cnica de Catalunya

pp. 314

PDF

Author Index (PDF)

pp. 320