|
| This Article | ||
| ||
| Share | ||
| Bibliographic References | ||
| Add to: | ||
 Digg  Furl  Spurl  Blink  Simpy  Google  Del.icio.us  Y!MyWeb | ||
| Search | ||
| ||
Second ACM/IEEE International Symposium on Networks-on-Chip (nocs 2008)
Implementation of Wave-Pipelined Interconnects in FPGAs
April 07-April 10
ISBN: 978-0-7695-3098-7
| ASCII Text | x | ||
| Terrence Mak, Crescenzo D'Alessandro, Pete Sedcole, Peter Y.K. Cheung, Alex Yakovlev, Wayne Luk, "Implementation of Wave-Pipelined Interconnects in FPGAs," Networks-on-Chip, International Symposium on, pp. 213-214, Second ACM/IEEE International Symposium on Networks-on-Chip (nocs 2008), 2008. | |||
| BibTex | x | ||
| @article{ 10.1109/NOCS.2008.32, author = {Terrence Mak and Crescenzo D'Alessandro and Pete Sedcole and Peter Y.K. Cheung and Alex Yakovlev and Wayne Luk}, title = {Implementation of Wave-Pipelined Interconnects in FPGAs}, journal ={Networks-on-Chip, International Symposium on}, volume = {0}, year = {2008}, isbn = {978-0-7695-3098-7}, pages = {213-214}, doi = {http://doi.ieeecomputersociety.org/10.1109/NOCS.2008.32}, publisher = {IEEE Computer Society}, address = {Los Alamitos, CA, USA}, } | |||
| RefWorks Procite/RefMan/Endnote | x | ||
| TY - CONF JO - Networks-on-Chip, International Symposium on TI - Implementation of Wave-Pipelined Interconnects in FPGAs SN - 978-0-7695-3098-7 SP213 EP214 A1 - Terrence Mak, A1 - Crescenzo D'Alessandro, A1 - Pete Sedcole, A1 - Peter Y.K. Cheung, A1 - Alex Yakovlev, A1 - Wayne Luk, PY - 2008 KW - null VL - 0 JA - Networks-on-Chip, International Symposium on ER - | |||
DOI Bookmark: http://doi.ieeecomputersociety.org/10.1109/NOCS.2008.32
Global interconnection and communication at high clock frequencies are becoming more problematic in FPGA. In this paper, we address this problem by presenting an interconnect wave-pipelining strategy, which utilizes the existing programmable interconnects fabrics to provide high-throughput communication in FPGA. Two design approaches for interconnect wave-pipelining, using simple clock phase shifting and asynchronous phase encoding, are presented in this paper. Experimental results from a Xilinx Virtex-5 FPGA device are also presented.
Citation:
Terrence Mak, Crescenzo D'Alessandro, Pete Sedcole, Peter Y.K. Cheung, Alex Yakovlev, Wayne Luk, "Implementation of Wave-Pipelined Interconnects in FPGAs," nocs, pp.213-214, Second ACM/IEEE International Symposium on Networks-on-Chip (nocs 2008), 2008
Usage of this product signifies your acceptance of the Terms of Use.