- M
- MICRO
- 2006
- 39th Annual IEEE/ACM International Symposium on Microarchitecture (MICRO'06)
| | This Publication | |
| | | |
| |
| |
| | Bibliographic References | |
| |
| |
| | |
39th Annual IEEE/ACM International Symposium on Microarchitecture (MICRO'06)
Orlando, Florida, USA
December 09-December 13
ISBN: 0-7695-2732-9
Table of Contents
 | Introduction |
 | Session 1: Reliability and Bug Detection |
Debjit Sinha, Northwestern University; IBM Microelectronics, USA
pp. 15-25
Shan Lu, University of Illinois at Urbana Champaign, USA
Pin Zhou, University of Illinois at Urbana Champaign, USA
Wei Liu, University of Illinois at Urbana Champaign, USA
pp. 38-52
 | Session 2A: Compiler and Branch Handling |
 | Session 2B: Security |
Tao Zhang, IBM T.J. Watson Research Center, NY
pp. 113-122
Zhenmin Li, University of Illinois at Urbana-Champaign
pp. 135-148
 | Session 3A: Superscalar Processors |
 | Session 3B: Memory Systems |
Bratin Saha, Microprocessor Technology Lab, Intel Corporation
pp. 185-196
 | Session 4: CMP Execution |
 | Session 5A: Memory Dependences |
 | Session 5B: Networks and Coherence |
 | Session 6A: Power |
 | Session 6B: Caches and Prefetching |
James Tuck, University of Illinois at Urbana-Champaign
Luis Ceze, University of Illinois at Urbana-Champaign
pp. 409-422
 | Session 7: Managing CMP Caches |
S.K. Nandy, Indian Institute of Science Bangalore, India
Ravi Iyer, Intel Corporation, Hilsboro, Oregon
pp. 433-442
 | Session 8: Technology-Driven Architecture |
 | Author Index |
Usage of this product signifies your acceptance of the
Terms of Use.
| | | | | | | |