CSDL Home M MASCOTS 2004 2012 IEEE 20th International Symposium on Modeling, Analysis and Simulation of Computer and Telecommunication Systems
Volendam, The Netherlands
Oct. 4, 2004 to Oct. 8, 2004
Takashi Nakada , Toyohashi University of Technology
Hiroshi Nakashima , Toyohashi University of Technology
This paper describes the design and implementation of our high speed simulator for out-of-order microprocessors named BurstScalar. The simulator is based on the well-known SimpleScalar simulator but its execution speed is accelerated by computation reuse technique. Each time a loop is iterated, BurstScalar consults its state transition table to examine whether the iteration turns the microarchitectural state into what has already occurred. If the behavior of the iteration matches a state transition table entry, we reuse the complicated computation for out-of-order microarchitectural simulation by simply following the transition arc registered in the table. Moreover, in order to minimize the overhead of the reuse, we apply the reuse technique only to loops with enough number of iterations. This loop selection is performed by an instruction level pre-execution which only costs 1/10 to 1/100 of out-of-order cycle accurate simulation. The evaluation of BurstScalar with SPEC CPU95 benchmarks proves its efficiency showing up to 5.1 and 2.3-fold speedups over SimpleScalar for SPECfp and SPECint respectively, and 2.6 and 1.5-fold in average.
Takashi Nakada, Hiroshi Nakashima, "Design and Implementation of a High Speed Microprocessor Simulator BurstScalar", MASCOTS, 2004, 2012 IEEE 20th International Symposium on Modeling, Analysis and Simulation of Computer and Telecommunication Systems, 2012 IEEE 20th International Symposium on Modeling, Analysis and Simulation of Computer and Telecommunication Systems 2004, pp. 364-372, doi:10.1109/MASCOT.2004.1348291