- I
- ISVLSI
- 2007
- IEEE Computer Society Annual Symposium on VLSI (ISVLSI '07)
| | This Publication | | | | | | | |
| | | | Bibliographic References | | | |
| | | | |
IEEE Computer Society Annual Symposium on VLSI (ISVLSI '07) Porto Alegre, Brazil March 09-March 11 ISBN: 0-7695-2896-1 Table of Contents
 | Introduction |
 | MPSOC |
Magnus Sjalander, Chalmers University of Technology, SE-412 96 G?oteborg, Sweden
Magnus Bjork, Chalmers University of Technology, SE-412 96 G?oteborg, Sweden pp. 15-20
Nicolas Saint-Jean, LIRMM, UMR 5506, University of Montpellier 2-CNRS, 161 rue Ada, 34392 Montpellier Cedex 5, France
Gilles Sassatelli, LIRMM, UMR 5506, University of Montpellier 2-CNRS, 161 rue Ada, 34392 Montpellier Cedex 5, France
Pascal Benoit, LIRMM, UMR 5506, University of Montpellier 2-CNRS, 161 rue Ada, 34392 Montpellier Cedex 5, France
Lionel Torres, LIRMM, UMR 5506, University of Montpellier 2-CNRS, 161 rue Ada, 34392 Montpellier Cedex 5, France
Michel Robert, LIRMM, UMR 5506, University of Montpellier 2-CNRS, 161 rue Ada, 34392 Montpellier Cedex 5, France pp. 21-28
 | Reconfigurable Systems |
N. Bruchon, University of Montpellier 2, Montpellier Cedex 5, France
L. Torres, University of Montpellier 2, Montpellier Cedex 5, France
G. Sassatelli, University of Montpellier 2, Montpellier Cedex 5, France
G. Cambon, University of Montpellier 2, Montpellier Cedex 5, France pp. 29-34
Luigi Carro, Universidade Federal do Rio Grande do Sul, Brazil pp. 47-54
 | Methods for Optimized Placement |
Felipe Pinto, UFRGS - Universidade Federal do Rio Grande do Sul, Brazil
Ricardo Reis, UFRGS - Universidade Federal do Rio Grande do Sul, Brazil pp. 67-72
Tuhina Samanta, Bengal Engineering & Science University, Howrah, India
Prasun Ghosal, Bengal Engineering & Science University, Howrah, India pp. 73-80
 | VLSI System Design, Methods and Tools |
Shin-Yo Lin, National Central University, Jhongli, Taiwan pp. 98-106
 | Methods for Low Power Design I |
Koji Nii, Renesas Technology Corporation, 4-1 Mizuhara, Itami 664-0005, Japan pp. 107-112
Yu-Ting Pai, National Taiwan University of Science and Technology pp. 113-118
 | Mixed Signal Design |
 | Verification and Test Methodology I |
T. M. Mak, Research Scientist Test Technology Research, Santa Clara, CA pp. 153-158
Akhil Garg, STMicroelectronics India Pvt Ltd., India pp. 171-178
 | Verification and Test Methodology II |
 | Physical Design I |
Mehdi Saeedi, Amirkabir University of Technology, Tehran, Iran pp. 219-224
 | Physical Design II |
 | SoC Embedded Processing |
 | VLSI Circuits |
J. Liu, Institut des Nanotechnologies de Lyon (INL), France
I. O?Connor, Institut des Nanotechnologies de Lyon (INL), France
D. Navarro, Institut des Nanotechnologies de Lyon (INL), France
F. Gaffiot, Institut des Nanotechnologies de Lyon (INL), France pp. 285-290
Ranga Vemuri, University of Cincinnati, Cincinnati, Ohio, USA pp. 291-298
 | NoC |
D. Soudris, Democritus Univ. Thrace, 67100 Xanthi, Greece pp. 311-316
 | IP and Design, VLSI System Design |
Di Wu, Linkoping University pp. 325-330
M.B. Srinivas, International Institute of Information Technology, India pp. 343-350
 | System Level Design |
Yao Guo, University of Massachusetts pp. 357-363
Jie Hu, New Jersey Institute of Technology pp. 363-368
Madhu Mutyam, International Institute of Information Technology, India pp. 375-382
 | Methods for Low Power Design II |
K S Sainarayanan, International Institute of Information Technology (IIIT), Hyderabad, India
C Raghunandan, International Institute of Information Technology (IIIT), Hyderabad, India
M B Srinivas, International Institute of Information Technology (IIIT), Hyderabad, India pp. 401-408
 | Emerging Trends in VLSI |
M. Sampson, National Technical University of Athens pp. 416-421
 | Poster Session I |
Jie Hu, New Jersey Institute of Technology pp. 447-448
C?sar Marcon, PPGCC - FACIN - PUCRS - Porto Alegre, RS - Brazil pp. 461-466
Eric Fabris, Federal University of Rio Grande do Sul - UFRGS
Sergio Bampi, Federal University of Rio Grande do Sul - UFRGS pp. 467-470
 | Poster Session II |
Vahid, University of Tehran, Tehran, Iran pp. 490-491
Pedro Julian, Universidad Nacional del Sur, Bahia Blanca, Argentina pp. 498-499
Yokesh Kumar, International Institute of Information Technology, Hyderabad, India
Prosenjit Gupta, International Institute of Information Technology, Hyderabad, India pp. 510-511
 | Author Index | Usage of this product signifies your acceptance of the Terms of Use.
| | | | | | | |