This Article 
   
 Share 
   
 Bibliographic References 
   
 Add to: 
 
Digg
Furl
Spurl
Blink
Simpy
Google
Del.icio.us
Y!MyWeb
 
 Search 
   
IEEE Computer Society Annual Symposium on VLSI: Emerging VLSI Technologies and Architectures (ISVLSI'06)
Verification of Scheduling in High-level Synthesis
Karlsruhe, Germany
March 02-March 03
ISBN: 0-7695-2533-4
C Karfa, Indian Institute of Technology, Kharagpur
C Mandal, Indian Institute of Technology, Kharagpur
D Sarkar, Indian Institute of Technology, Kharagpur
S R Pentakota, Indian Institute of Technology, Kharagpur
Chris Reade, Kingston Universitym, UK
This paper describes a formal method for checking the equivalence between two descriptions of the target system, one before and the other after scheduling. The descriptions are represented as finite state machines with data paths (FSMD). The basic principle is to show that any computation of one FSMD is covered by a computation on the other, a computation being characterized by a concatenation of paths in the FSMD. These notions are formalized in the paper. The method is strong enough to accommodate merging of the segments in the original behaviour by the typical scheduler such as DLS, a feature common in scheduling. The method also works for limited arithmetic transformations. Although the proposed method is found to have a non-polynomial worst case complexity, many non-trivial examples encounter a low polynomial order of complexity. The technique is illustrated with an example.
Citation:
C Karfa, C Mandal, D Sarkar, S R Pentakota, Chris Reade, "Verification of Scheduling in High-level Synthesis," isvlsi, pp.141-146, IEEE Computer Society Annual Symposium on VLSI: Emerging VLSI Technologies and Architectures (ISVLSI'06), 2006
Usage of this product signifies your acceptance of the Terms of Use.