This Article 
   
 Share 
   
 Bibliographic References 
   
 Add to: 
 
Digg
Furl
Spurl
Blink
Simpy
Google
Del.icio.us
Y!MyWeb
 
 Search 
   
7th International Symposium on Quality Electronic Design (ISQED'06)
Analysis of process variation's effect on SRAM's read stability
San Jose, California
March 27-March 29
ISBN: 0-7695-2523-7
In this paper we analyze the effect of manufacturing process variations on the SRAM stability in the read operation. We analyze the SRAM's read operation and the DC voltage-transfer characteristics (VTCs). Based on the VTCs, we define the read margin to characterize the SRAM cell's read stability. We calculate the read margin based on the transistor's current model using the BSIM3v3 model. Experimental results show that the read margin accurately captures the SRAM's read stability as a function of the transistors threshold voltage and the power supply voltage variations
Index Terms:
Stability analysis,Random access memory,Semiconductor device modeling,Threshold voltage,CMOS technology,Failure analysis,Manufacturing processes,Power supplies,Nanoscale devices,SRAM chips
Citation:
"Analysis of process variation's effect on SRAM's read stability," isqed, pp.8 pp., 7th International Symposium on Quality Electronic Design (ISQED'06), 2006
Usage of this product signifies your acceptance of the Terms of Use.