This Article 
   
 Share 
   
 Bibliographic References 
   
 Add to: 
 
Digg
Furl
Spurl
Blink
Simpy
Google
Del.icio.us
Y!MyWeb
 
 Search 
   
Sixth International Symposium on Quality of Electronic Design (ISQED'05)
Power Grid Planning for Microprocessors and SOCS
San Jose, California
March 21-March 23
ISBN: 0-7695-2301-3
Qing K. Zhu, Matrix Semiconductor Inc.
David Ayers, Intel Corporation
This paper describes power grid planning methodology for high-performance microprocessors and SOC chips. It shows how to estimate currents from an existing chip to a new chip. The power grid planning and pre-layout simulation becomes important for time to market of chip design. We will discuss the current scaling technique and one SOC design example. More details on the methodology can be found in [Power Distribution Network Design for VLSI].
Citation:
Qing K. Zhu, David Ayers, "Power Grid Planning for Microprocessors and SOCS," isqed, pp.352-356, Sixth International Symposium on Quality of Electronic Design (ISQED'05), 2005
Usage of this product signifies your acceptance of the Terms of Use.