This Article 
   
 Share 
   
 Bibliographic References 
   
 Add to: 
 
Digg
Furl
Spurl
Blink
Simpy
Google
Del.icio.us
Y!MyWeb
 
 Search 
   
Sixth International Symposium on Quality of Electronic Design (ISQED'05)
Combining System Level Modeling with Assertion Based Verification
San Jose, California
March 21-March 23
ISBN: 0-7695-2301-3
Anat Dahan, IBM Haifa Research Lab, Haifa Israel
Daniel Geist, IBM Haifa Research Lab, Haifa Israel
Leonid Gluhovsky, IBM Haifa Research Lab, Haifa Israel
Dmitry Pidan, IBM Haifa Research Lab, Haifa Israel
Gil Shapir, IBM Haifa Research Lab, Haifa Israel
Yaron Wolfsthal, IBM Haifa Research Lab, Haifa Israel
Lyes Benalycherif, ST Microelectronics, Grenoble, France
Romain Kamdem, ST Microelectronics, Grenoble, France
Younes Lahbib, ST Microelectronics, Grenoble, France
Assertion-Based Verification (ABV) using the PSL language is currently gaining acceptance as an essential method for functional verification of hardware. A basic technique to implement ABV is to embed temporal assertions in RTL code. This paper describes the use of a PSL-based ABV methodology in a C++-based system level modeling and simulation environment. We describe the considerations of porting a tool which translates PSL to VHDL/Verilog, to support C++, a language which was designed for software and does not have concurrent language constructs. The translation scheme is shown to be adaptable to all C-based environments. We exemplify the wide applicability of this scheme by detailing its successful deployment in a SystemC-based industrial System-on-Chip (SoC) project.
Citation:
Anat Dahan, Daniel Geist, Leonid Gluhovsky, Dmitry Pidan, Gil Shapir, Yaron Wolfsthal, Lyes Benalycherif, Romain Kamdem, Younes Lahbib, "Combining System Level Modeling with Assertion Based Verification," isqed, pp.310-315, Sixth International Symposium on Quality of Electronic Design (ISQED'05), 2005
Usage of this product signifies your acceptance of the Terms of Use.