• I
  • ISMVL
  • 2001
  • 31st IEEE International Symposium on Multiple-Valued Logic (ISMVL'01)
Advanced Search 
31st IEEE International Symposium on Multiple-Valued Logic (ISMVL'01)
Warsaw, Poland
May 22-May 24
ISBN: 0-7695-1083-3
Table of Contents
Session 1: Invited Address
J.A. Brzozowski, University of Waterloo
Y. Iland, University of Waterloo
Z. Ésik, University of Szeged
pp. 0003
Session 2a: Circuits I
Session 2b: Design and Verification of Systems
Session 3: Invited Address
W. Prost, Gerhard-Mercator-Universit?t Duisburg
U. Auer, Gerhard-Mercator-Universit?t Duisburg
F.-J. Tegude, Gerhard-Mercator-Universit?t Duisburg
C. Pacha, University of Dortmund
K.F. Goser, University of Dortmund
R. Duschl, Max-Planck-Institut f?r Festk?rperforschung
K. Eberl, Max-Planck-Institut f?r Festk?rperforschung
O.G. Schmidt, Max-Planck-Institut f?r Festk?rperforschung
pp. 0049
Session 4a: Circuits II
I. Ben Dhaou, Royal Institute of Technology, Sweden
E. Dubrova, Royal Institute of Technology, Sweden
H. Tenhunen, Royal Institute of Technology, Sweden
pp. 0061
Session 4b: Fuzzy Logics and Their Applications I
Session 5a: Circuits III
Tetsuya Uemura, System Devices and Fundamental Research, NEC Corporation
Toshio Baba, System Devices and Fundamental Research, NEC Corporation
pp. 0089
Session 5b: Fuzzy Logics and Their Applications II
Evren Gürkan, Middle East Technical University
Aydan M. Erkmen, Middle East Technical University
I. Erkmen, Middle East Technical University
pp. 0109
Session 6: Invited Address
Session 7: Tutorial
Session 8: Invited Address
Session 9a: Logic Design I
Christian Lang, Institute for Microelectronic and Mechatronic Systems
Bernd Steinbach, Institute for Computer Science, Freiberg University of Mining and Technology
pp. 0173
Session 9b: Automated Reasoning and Complexity I
Session 10a: Logic Design II
V. Cheushev, State University, Belarus
S. Yanushkevich, Technical University of Szczecin
V. Shmerko, Technical University of Szczecin
pp. 0201
Anna M. Tomaszewska, Technical University of Szczecin
Piotr Dziurzanski, Technical University of Szczecin
Svetlana N. Yanushkevich, Technical University of Szczecin and the State University of Informatics and Radioelectronics
Vlad P. Shmerko, Technical University of Szczecin and the State University of Informatics and Radioelectronics
pp. 0213
Session 10b: Automated Reasoning and Complexity II
Ramón Béjar, Cornell University
Reiner Hähnle, Chalmers University of Technology
Felip Manyá, Universitat de Lleida
pp. 0221
Session 11: Invited Address
Session 12a: Computing Paradigms
Dan A. Simovici, University of Massachusetts at Boston
Szymon Jaroszewicz, University of Massachusetts at Boston
pp. 0259
Session 12b: MV Logics and Algebras I
Hajime Machida, Hitotsubashi University
Masahiro Miyakawa, Tsukuba College of Technology
Ivo G. Rosenberg, Universit? de Montr?al
pp. 0279
Session 13: Tutorial
Session 14a: Decision Diagrams
Session 14b: Fuzzy Logics and Set Theories
Petr Hájek, Institute of Computer Science
Zuzana Haniková, Institute of Computer Science
pp. 0319
Tomoyuki Araki, Kanagawa Institute of Technology
Fujio Yamamoto, Kanagawa Institute of Technology
Masao Mukaidono, Meiji University
pp. 0324
Session 15a: Neural Networks
Hisayuki Tatsumi, Kanagawa Institute of Technology
Yasuyuki Murai, Kanagawa Institute of Technology
Shinji Tokumasu, Kanagawa Institute of Technology
pp. 0345
Session 15b: MV Logics and Algebras II
Composing Submonads (Abstract)
P. Eklund, Ume? University
M.A. Galán, Ume? University
J. Medina, Universidad de M?laga
M. Ojeda-Aciego, Universidad de M?laga
A. Valverde, Universidad de M?laga
pp. 0367
Jun Ma, Southwest Jiaotong University
Yang Xu, Southwest Jiaotong University
Jun Liu, Belgian Nuclear Research Centre
pp. 0373
Usage of this product signifies your acceptance of the Terms of Use.