[Publisher's information]

[Front cover] (PDF)

pp. C1

Table of contents (PDF)

pp. v-ix

list-reviewer (PDF)

pp. xv-xviii

Title Page i (PDF)

pp. i

Title Page iii (PDF)

pp. iii

Title Page iv - Copyright Page (PDF)

pp. iv

Message from the General Chairs (PDF)

pp. x

Message from the Program Chair (PDF)

pp. xi

Officers (PDF)

pp. xii-xiv

ISCA-35 Sponsors (PDF)

pp. xix

Achieving Out-of-Order Performance with Almost In-Order Complexity (Abstract)

Francis Tseng

Yale N. Patt

pp. 3-12

PDF

Fetch-Criticality Reduction through Control Independence (Abstract)

pp. 13-24

PDF

A Two-Level Load/Store Queue Based on Execution Locality (Abstract)

pp. 25-36

PDF

Self-Optimizing Memory Controllers: A Reinforcement Learning Approach (Abstract)

pp. 39-50

PDF

A Comprehensive Memory Modeling Tool and Its Application to the Design and Analysis of Future Memory Hierarchies (Abstract)

pp. 51-62

PDF

Parallelism-Aware Batch Scheduling: Enhancing both Performance and Fairness of Shared DRAM Systems (Abstract)

Onur Mutlu

Thomas Moscibroda

pp. 63-74

PDF

Technology-Driven, Highly-Scalable Dragonfly Topology (Abstract)

pp. 77-88

PDF

Globally-Synchronized Frames for Guaranteed Quality-of-Service in On-Chip Networks (Abstract)

pp. 89-100

PDF

Polymorphic On-Chip Networks (Abstract)

pp. 101-112

PDF

Using Hardware Memory Protection to Build a High-Performance, Strongly-Atomic Hybrid Transactional Memory (Abstract)

pp. 115-126

PDF

TokenTM: Efficient Execution of Large Transactions with Hardware Transactional Memory (Abstract)

pp. 127-138

PDF

Flexible Decoupled Transactional Memory Support (Abstract)

pp. 139-150

PDF

Corona: System Implications of Emerging Nanophotonic Technology (Abstract)

Raymond G. Beausoleil

Jung Ho Ahn

pp. 153-164

PDF

Microcoded Architectures for Ion-Tap Quantum Computers (Abstract)

Lucas Kreger-Stickles

Mark Oskin

pp. 165-176

PDF

Running a Quantum Circuit at the Speed of Data (Abstract)

pp. 177-188

PDF

ReVIVaL: A Variation-Tolerant Architecture Using Voltage Interpolation and Variable Latency (Abstract)

pp. 191-202

PDF

Trading off Cache Capacity for Reliability to Enable Low Voltage Operation (Abstract)

pp. 203-214

PDF

Counting Dependence Predictors (Abstract)

pp. 215-226

PDF

Virtual Circuit Tree Multicasting: A Case for On-Chip Hardware Multicast Support (Abstract)

Natalie Enright Jerger

Li-Shiuan Peh

Mikko Lipasti

pp. 229-240

PDF

iDEAL: Inter-router Dual-Function Energy and Area-Efficient Links for Network-on-Chip (NoC) Architectures (Abstract)

pp. 241-250

PDF

MIRA: A Multi-layered On-Chip Interconnect Router Architecture (Abstract)

pp. 251-261

PDF

Rerun: Exploiting Episodes for Lightweight Memory Race Recording (Abstract)

Derek R. Hower

Mark D. Hill

pp. 265-276

PDF

Atom-Aid: Detecting and Surviving Atomicity Violations (Abstract)

pp. 277-288

PDF

DeLorean: Recording and Deterministically Replaying Shared-Memory Multiprocessor Execution Ef?ciently (Abstract)

pp. 289-300

PDF

Intra-disk Parallelism: An Idea Whose Time Has Come (Abstract)

pp. 303-314

PDF

Parthasarathy Ranganathan

Understanding and Designing New Server Architectures for Emerging Warehouse-Computing Environments (Abstract)

Kevin Lim

pp. 315-326

PDF

Improving NAND Flash Based Disk Caches (Abstract)

pp. 327-338

PDF

Online Estimation of Architectural Vulnerability Factor for Soft Errors (Abstract)

pp. 341-352

PDF

A Proactive Wearout Recovery Approach for Exploiting Microarchitectural Redundancy to Extend Cache SRAM Lifetime (Abstract)

pp. 353-362

PDF

Variation-Aware Application Scheduling and Power Management for Chip Multiprocessors (Abstract)

Radu Teodorescu

Josep Torrellas

pp. 363-374

PDF

Flexible Hardware Acceleration for Instruction-Grain Program Monitoring (Abstract)

pp. 377-388

PDF

VEAL: Virtualized Execution Accelerator for Loops (Abstract)

pp. 389-400

PDF

From Speculation to Security: Practical and Efficient Information Flow Tracking Using Speculative Hardware (Abstract)

Xi Wu

pp. 401-412

PDF

Software-Controlled Priority Characterization of POWER5 Processor (Abstract)

pp. 415-426

PDF

Learning and Leveraging the Relationship between Architecture-Level Measurements and Individual User Satisfaction (Abstract)

pp. 427-438

PDF

Atomic Vector Operations on Chip Multiprocessors (Abstract)

Christopher J. Hughes

pp. 441-452

PDF

3D-Stacked Memory Architectures for Multi-core Processors (Abstract)

Gabriel H. Loh

pp. 453-464

PDF

Author Index (PDF)

pp. 465-466