This Article 
   
 Share 
   
 Bibliographic References 
   
 Add to: 
 
Digg
Furl
Spurl
Blink
Simpy
Google
Del.icio.us
Y!MyWeb
 
 Search 
   
International Parallel and Distributed Processing Symposium: IPDPS 2002 Workshops
Internet Authentication of LUT-Based FPGA Configuration Files
Fort Lauderdale, Florida
April 15-April 19
ISBN: 0-7695-1573-8
Dylan Carline, Lancaster University
Paul Coulton, Lancaster University
With the use of reconfigurable Look Up Table (LUT) based Field Programmable Gate Arrays (FPGAs) in internet-based environments, with multiple design authorities; the problem of design authentication becomes a crucial element for secure operation. Previous schemes used to discourage piracy have centred on the alteration of the FPGA design to define their origin. This process is particularly cumbersome when designs are created from a multiple designer base or are iteratively updated from different sources, as proposed in the Internet Reconfigurable Logic (IRL) system by Xilinx(r). Embedding data within the padding bits of an FPGA configuration file enables important information regarding the history of a particular design to be stored and provides a method for FPGA design-file authentication without the necessity of design modification.
Index Terms:
FPGA, Authentication, Bitstream, Configuration Files
Citation:
Dylan Carline, Paul Coulton, "Internet Authentication of LUT-Based FPGA Configuration Files," ipdps, vol. 2, pp.0158, International Parallel and Distributed Processing Symposium: IPDPS 2002 Workshops, 2002
Usage of this product signifies your acceptance of the Terms of Use.