This Article 
   
 Share 
   
 Bibliographic References 
   
 Add to: 
 
Digg
Furl
Spurl
Blink
Simpy
Google
Del.icio.us
Y!MyWeb
 
 Search 
   
2009 15th IEEE International On-Line Testing Symposium
Designing fault tolerant FSM by nano-PLA
Sesimbra-Lisbon, Portugal
June 24-June 26
ISBN: 978-1-4244-4596-7
S. Baranov, Bar Ilan University/School of Engineering, Ramat Gan, Israel
I. Levin, Tel Aviv University/School of Education, Israel
O. Keren, Bar Ilan University/School of Engineering, Ramat Gan, Israel
M. Karpovsky, Boston University/Department of Electrical, Computer and System Engineering, USA
The paper deals with designing fault tolerant finite state machines (FSMs) by nanoelectronic programmable logic arrays (PLAs). Two main critical parameters of the fault tolerant nano-PLAs, the area and the number of crosspoint devices, are considered as optimization criteria for the synthesis. The paper introduces a method for synthesizing fault tolerant nano-PLA based FSMs. The method is based on decomposing an initial PLA description of the FSM into a three interacting portions. The proposed solution provides significant reduction of the area without meaningful increasing of a number of crosspoint devices in comparison with known solutions and provides a trade-off between the area and the number of devices in designing FSMs by PLAs.
Citation:
S. Baranov, I. Levin, O. Keren, M. Karpovsky, "Designing fault tolerant FSM by nano-PLA," iolts, pp.229-234, 2009 15th IEEE International On-Line Testing Symposium, 2009
Usage of this product signifies your acceptance of the Terms of Use.