This Article 
   
 Share 
   
 Bibliographic References 
   
 Add to: 
 
Digg
Furl
Spurl
Blink
Simpy
Google
Del.icio.us
Y!MyWeb
 
 Search 
   
2009 15th IEEE International On-Line Testing Symposium
Delay-fault tolerance to power supply Voltage disturbances analysis in nanometer technologies
Sesimbra-Lisbon, Portugal
June 24-June 26
ISBN: 978-1-4244-4596-7
J. Semiao, Univ. of Algarve, Instituto Superior de Engenharia, Campus da Penha, 8005-139 Faro, Portugal
J. Freijedo, Univ. of Vigo, Dept. de Tecnología Electrónica, Campus Universitario, 36310, Spain
J. Rodriguez-Andina, Univ. of Vigo, Dept. de Tecnología Electrónica, Campus Universitario, 36310, Spain
F. Vargas, PUCRS, Electrical Engineering Dept., Av. Ipiranga, 6681, 90619-900 Porto Alegre, Brazil
M. Santos, IST, Technical Univ. of Lisbon / INESC-ID Lisboa, R. Alves Redol, 9, 3o, 1000-029, Portugal
I. Teixeira, IST, Technical Univ. of Lisbon / INESC-ID Lisboa, R. Alves Redol, 9, 3o, 1000-029, Portugal
P. Teixeira, IST, Technical Univ. of Lisbon / INESC-ID Lisboa, R. Alves Redol, 9, 3o, 1000-029, Portugal
In nanometer technologies, as variability is becoming one of the leading causes for chip failures, signal integrity is a key issue for high-performance digital System-on-Chip (SoC) products. In this paper, analysis is focused on the occurrence of Delay-faults due to Power-supply disturbances in nanometer technologies. Using a previously proposed VT (power supply Voltage and Temperature)-aware time management methodology, it is shown that nanometer technologies impose the need of fault-tolerance methodologies, although the margins of tolerance or fault-free operations are being reduced as technology scales down. SPICE simulation results with 350nm, 130nm, 90nm, 65nm, 45nm and 32nm CMOS technologies show an increasing dependence of propagation delays on power supply variations, as technology is being scaled down. Monte Carlo simulations show that, even in the presence of process variations, a dynamic delay-fault tolerance methodology can be rewarding even at nanometer scale, although the margins for Power-supply variations are becoming smaller.
Citation:
J. Semiao, J. Freijedo, J. Rodriguez-Andina, F. Vargas, M. Santos, I. Teixeira, P. Teixeira, "Delay-fault tolerance to power supply Voltage disturbances analysis in nanometer technologies," iolts, pp.223-228, 2009 15th IEEE International On-Line Testing Symposium, 2009
Usage of this product signifies your acceptance of the Terms of Use.