|
| This Article | ||
| ||
| Share | ||
| Bibliographic References | ||
| Add to: | ||
 Digg  Furl  Spurl  Blink  Simpy  Google  Del.icio.us  Y!MyWeb | ||
| Search | ||
| ||
2009 15th IEEE International On-Line Testing Symposium
Analysis of the extra delay on interconnects caused by resistive opens and shorts
Sesimbra-Lisbon, Portugal
June 24-June 26
ISBN: 978-1-4244-4596-7
| ASCII Text | x | ||
| Pablo Maqueda, Josep Rius, "Analysis of the extra delay on interconnects caused by resistive opens and shorts," 11th IEEE International On-Line Testing Symposium, pp. 208-209, 2009 15th IEEE International On-Line Testing Symposium, 2009. | |||
| BibTex | x | ||
| @article{ 10.1109/IOLTS.2009.5196016, author = {Pablo Maqueda and Josep Rius}, title = {Analysis of the extra delay on interconnects caused by resistive opens and shorts}, journal ={11th IEEE International On-Line Testing Symposium}, volume = {0}, year = {2009}, isbn = {978-1-4244-4596-7}, pages = {208-209}, doi = {http://doi.ieeecomputersociety.org/10.1109/IOLTS.2009.5196016}, publisher = {IEEE Computer Society}, address = {Los Alamitos, CA, USA}, } | |||
| RefWorks Procite/RefMan/Endnote | x | ||
| TY - CONF JO - 11th IEEE International On-Line Testing Symposium TI - Analysis of the extra delay on interconnects caused by resistive opens and shorts SN - 978-1-4244-4596-7 SP208 EP209 A1 - Pablo Maqueda, A1 - Josep Rius, PY - 2009 VL - 0 JA - 11th IEEE International On-Line Testing Symposium ER - | |||
The paper presents an analytical solution for the delay introduced by opens and shorts on RC interconnects. Starting from the set of PDEs that defines the dynamics of such lines, complete solutions are found. Compact expressions for the delay, derived from the complete solutions, show an excellent agreement when compared with simulations, for realistic values of interconnect parameters, driver resistance and an arbitrary values and place of the defect. This information is useful for testing of such interconnects.
Citation:
Pablo Maqueda, Josep Rius, "Analysis of the extra delay on interconnects caused by resistive opens and shorts," iolts, pp.208-209, 2009 15th IEEE International On-Line Testing Symposium, 2009
Usage of this product signifies your acceptance of the Terms of Use.