|
| This Article | ||
| ||
| Share | ||
| Bibliographic References | ||
| Add to: | ||
 Digg  Furl  Spurl  Blink  Simpy  Google  Del.icio.us  Y!MyWeb | ||
| Search | ||
| ||
2009 15th IEEE International On-Line Testing Symposium
A fault tolerant journalized stack processor architecture
Sesimbra-Lisbon, Portugal
June 24-June 26
ISBN: 978-1-4244-4596-7
| ASCII Text | x | ||
| Abbas Ramazani, Mohsin Amin, Fabrice Monteiro, Camille Diou, Abbas Dandache, "A fault tolerant journalized stack processor architecture," 11th IEEE International On-Line Testing Symposium, pp. 201-202, 2009 15th IEEE International On-Line Testing Symposium, 2009. | |||
| BibTex | x | ||
| @article{ 10.1109/IOLTS.2009.5196013, author = {Abbas Ramazani and Mohsin Amin and Fabrice Monteiro and Camille Diou and Abbas Dandache}, title = {A fault tolerant journalized stack processor architecture}, journal ={11th IEEE International On-Line Testing Symposium}, volume = {0}, year = {2009}, isbn = {978-1-4244-4596-7}, pages = {201-202}, doi = {http://doi.ieeecomputersociety.org/10.1109/IOLTS.2009.5196013}, publisher = {IEEE Computer Society}, address = {Los Alamitos, CA, USA}, } | |||
| RefWorks Procite/RefMan/Endnote | x | ||
| TY - CONF JO - 11th IEEE International On-Line Testing Symposium TI - A fault tolerant journalized stack processor architecture SN - 978-1-4244-4596-7 SP201 EP202 A1 - Abbas Ramazani, A1 - Mohsin Amin, A1 - Fabrice Monteiro, A1 - Camille Diou, A1 - Abbas Dandache, PY - 2009 VL - 0 JA - 11th IEEE International On-Line Testing Symposium ER - | |||
Dependable architectures play an important role in many areas that impact our lives. Dependability is achieved by using a set of analysis and design techniques that increases the complexity and consequently the cost of systems. In this paper, to meet low cost requirement of IP cores, we propose a simple dependable stack processor architecture using a re-execution model of instructions in the case of error detection in consecutive sequences of instructions execution. The architecture is based on applying two memory journals as intermediate stages between processor and main memory in write operations. Then, we present the results obtained by using the developed emulation tools.
Citation:
Abbas Ramazani, Mohsin Amin, Fabrice Monteiro, Camille Diou, Abbas Dandache, "A fault tolerant journalized stack processor architecture," iolts, pp.201-202, 2009 15th IEEE International On-Line Testing Symposium, 2009
Usage of this product signifies your acceptance of the Terms of Use.