|
| This Article | ||
| ||
| Share | ||
| Bibliographic References | ||
| Add to: | ||
| | ||
| Search | ||
| ||
2009 15th IEEE International On-Line Testing Symposium
Designing dependable multicore system with unreliable components
Sesimbra-Lisbon, Portugal
June 24-June 26
ISBN: 978-1-4244-4596-7
| ASCII Text | x | ||
| Vikas Chandra, "Designing dependable multicore system with unreliable components," 11th IEEE International On-Line Testing Symposium, pp. 154, 2009 15th IEEE International On-Line Testing Symposium, 2009. | |||
| BibTex | x | ||
| @article{ 10.1109/IOLTS.2009.5195999, author = {Vikas Chandra}, title = {Designing dependable multicore system with unreliable components}, journal ={11th IEEE International On-Line Testing Symposium}, volume = {0}, year = {2009}, isbn = {978-1-4244-4596-7}, pages = {154}, doi = {http://doi.ieeecomputersociety.org/10.1109/IOLTS.2009.5195999}, publisher = {IEEE Computer Society}, address = {Los Alamitos, CA, USA}, } | |||
| RefWorks Procite/RefMan/Endnote | x | ||
| TY - CONF JO - 11th IEEE International On-Line Testing Symposium TI - Designing dependable multicore system with unreliable components SN - 978-1-4244-4596-7 SP EP A1 - Vikas Chandra, PY - 2009 VL - 0 JA - 11th IEEE International On-Line Testing Symposium ER - | |||
Single core chip architecture do not scale well due to various design and reliability challenges. Multicore system with large numbers of cores are becoming common to take advantage of Moore's law. However, there exist various reliability concerns in nanoscale era due to spatial, temporal and dynamic variations. The only way to enable sustained scaling of multicore systems is to make the architecture robust by using adaptive design techniques and having redundant cores which can replace faulty ones.
Citation:
Vikas Chandra, "Designing dependable multicore system with unreliable components," iolts, pp.154, 2009 15th IEEE International On-Line Testing Symposium, 2009
Usage of this product signifies your acceptance of the Terms of Use.
