June 24, 2009 to June 26, 2009
Elie Maricau , ESAT-MICAS KULeuven, Heverlee, Belgium 3001
Georges Gielen , ESAT-MICAS KULeuven, Heverlee, Belgium 3001
Emerging die-level stress effects (i.e. NBTI, HCI, TDDB, etc.) in nanometer CMOS technologies cause both analog and digital circuit parameters to degrade over time. To efficiently evaluate these degradation effects in modern ICs, a reliability simulator, using accurate first order degradation models, is needed. In this work, we propose a new measurement workflow addressing several modelling and measurement issues involved with developing these new degradation models. A new on-the-fly measurement technique, avoiding complicated NBTI relaxation problems, is introduced. This technique provides a complete set of easy-to-use modelling parameters and allows the modelling of both DC and AC stress effects in all transistor operating regions. To eliminate large extrapolation errors, we also propose a simple measurement circuit suited for fast and accurate degradation modelling at nominal voltages and temperatures. Avoiding the use of complicated and technology restricted transistor models, this new methodology is very flexible and can be used over a broad range of nanometer CMOS processes.
Elie Maricau, Georges Gielen, "A methodology for measuring transistor ageing effects towards accurate reliability simulation", IOLTS, 2009, 11th IEEE International On-Line Testing Symposium, 11th IEEE International On-Line Testing Symposium 2009, pp. 21-26, doi:10.1109/IOLTS.2009.5195978