|
| This Article | ||
| ||
| Share | ||
| Bibliographic References | ||
| Add to: | ||
| | ||
| Search | ||
| ||
2009 International Conference on Signal Acquisition and Processing
Iris Verification Algorithm Based on Texture Analysis and its Implementation on DSP
Kuala Lumpur, Maylaysia
April 03-April 05
ISBN: 978-0-7695-3594-4
| ASCII Text | x | ||
| Richard Ng Yew Fatt, Tay Yong Haur, Mok Kai Ming, "Iris Verification Algorithm Based on Texture Analysis and its Implementation on DSP," Signal Acquisition and Processing, International Conference on, pp. 198-202, 2009 International Conference on Signal Acquisition and Processing, 2009. | |||
| BibTex | x | ||
| @article{ 10.1109/ICSAP.2009.9, author = {Richard Ng Yew Fatt and Tay Yong Haur and Mok Kai Ming}, title = {Iris Verification Algorithm Based on Texture Analysis and its Implementation on DSP}, journal ={Signal Acquisition and Processing, International Conference on}, volume = {0}, year = {2009}, isbn = {978-0-7695-3594-4}, pages = {198-202}, doi = {http://doi.ieeecomputersociety.org/10.1109/ICSAP.2009.9}, publisher = {IEEE Computer Society}, address = {Los Alamitos, CA, USA}, } | |||
| RefWorks Procite/RefMan/Endnote | x | ||
| TY - CONF JO - Signal Acquisition and Processing, International Conference on TI - Iris Verification Algorithm Based on Texture Analysis and its Implementation on DSP SN - 978-0-7695-3594-4 SP198 EP202 A1 - Richard Ng Yew Fatt, A1 - Tay Yong Haur, A1 - Mok Kai Ming, PY - 2009 KW - iris verification; texture analysis; digital signal processor VL - 0 JA - Signal Acquisition and Processing, International Conference on ER - | |||
DOI Bookmark: http://doi.ieeecomputersociety.org/10.1109/ICSAP.2009.9
This paper presents a Digital Signal Processor (DSP)implementation of the iris verification algorithm. Aninnovative method is presented to extract the iris featuresbased on texture analysis. The algorithm was evaluated usingCASIA iris image database version 1.0 [1]. Experimentalresults show that the approach has achieved high accuracy of98.62%. The iris verification algorithm is designed to suit for DSP implementation. Templates are encoded in binary format because they are compact in size and can avoid the visibility of the individual iris images. The binary templates can be stored and processed effectively using DSP technology. The iris verification system is realized on state-of-the-art Analog Devices ADSP-BF561 to achieve fast verification performance. DSP technology provides a cost effective, low power and fast authentication solution within a compact hardware module.
Index Terms:
iris verification; texture analysis; digital signal processor
Citation:
Richard Ng Yew Fatt, Tay Yong Haur, Mok Kai Ming, "Iris Verification Algorithm Based on Texture Analysis and its Implementation on DSP," icsap, pp.198-202, 2009 International Conference on Signal Acquisition and Processing, 2009
Usage of this product signifies your acceptance of the Terms of Use.
