This Article 
   
 Share 
   
 Bibliographic References 
   
 Add to: 
 
Digg
Furl
Spurl
Blink
Simpy
Google
Del.icio.us
Y!MyWeb
 
 Search 
   
1999 IEEE International Conference on Computer Design (ICCD'99)
A Low-Power Microcontroller with on-Chip Self-Tuning Digital Clock-Generator for Variable-Load Applications
Austin, Texas
October 10-October 13
ISBN: 0-7695-0406-X
Mauro Olivieri, University of Rome La Sapienza
Alessandro Trifiletti, University of Rome La Sapienza
Alessandro de Gloria, University of Genoa
Clock disabling for power management has been implemented in some micro-controllers, but the wake-up time of Xtal/PLL-based systems is incompatible with fast interrupt response. On the other hand, hardwired on-chip clocking has been used for dedicated circuits. We illustrate the design issues of a general-purpose micro-controller core with a programmable on-chip fully-digital clock generator. The CPU is compatible with the PIC16C57 instruction set and supports software-controlled clocking modes - ranging from 44 MHz up to 124 MHz; on-line self-tuning of the maximum full-speed frequency in case of peak-performance requirements; ultra-fast wake-up even with totally disabled clock generator - namely 8.6 ns.
Citation:
Mauro Olivieri, Alessandro Trifiletti, Alessandro de Gloria, "A Low-Power Microcontroller with on-Chip Self-Tuning Digital Clock-Generator for Variable-Load Applications," iccd, pp.476, 1999 IEEE International Conference on Computer Design (ICCD'99), 1999
Usage of this product signifies your acceptance of the Terms of Use.