This Article 
   
 Share 
   
 Bibliographic References 
   
 Add to: 
 
Digg
Furl
Spurl
Blink
Simpy
Google
Del.icio.us
Y!MyWeb
 
 Search 
   
2003 International Conference on Computer-Aided Design (ICCAD '03)
TAM Optimization for Mixed-Signal SOCs using Analog Test Wrappers
San Jose, CA
November 09-November 13
ISBN: 1-58113-762-1
Anuja Sehgal, Duke University, Durham, NC
Sule Ozev, Duke University, Durham, NC
Krishnendu Chakrabarty, Duke University, Durham, NC
We present a new approach for TAM optimization and test scheduling in the modular testing of mixed-signal SOCs. A test planning approach for digital SOCs is extended to handle analog cores in a plug-and-play fashion. A test wrapper based on an ADC/DAC pair and a digital configuration circuit is designed for analog cores such that these cores can be accessed through digital TAMs. In this way, there is no dependence on an analog test bus and expensive mixed-signal testers. Experimental results are presented for several ITC'02 SOC test benchmarks to which three analog cores are added. The results show that the testing of analog cores can be interleaved with the testing of digital cores to reduce the overall testing time for a mixed-signal SOC.
Citation:
Anuja Sehgal, Sule Ozev, Krishnendu Chakrabarty, "TAM Optimization for Mixed-Signal SOCs using Analog Test Wrappers," iccad, pp.95, 2003 International Conference on Computer-Aided Design (ICCAD '03), 2003
Usage of this product signifies your acceptance of the Terms of Use.