• H
  • HPCA
  • 2002
  • Eighth International Symposium on High-Performance Computer Architecture (HPCA'02)
Advanced Search 
Eighth International Symposium on High-Performance Computer Architecture (HPCA'02)
Boston, Massachusettes
February 02-February 06
ISBN: 0-7695-1525-8
Table of Contents
Keynote Speaker
Energy and Thermal Management I
Greg Semeraro, University of Rochester
Grigorios Magklis, University of Rochester
Rajeev Balasubramonian, University of Rochester
David H. Albonesi, University of Rochester
Sandhya Dwarkadas, University of Rochester
Michael L. Scott, University of Rochester
pp. 0029
Pedro Marcuello, Universitat Polit?cnica de Catalunya
Antonio González, Universitat Polit?cnica de Catalunya
pp. 0055
J. Gregory Steffan, Carnegie Mellon University
Christopher B. Colohan, Carnegie Mellon University
Antonia Zhai, Carnegie Mellon University
Todd C. Mowry, Carnegie Mellon University
pp. 0065
Panel
What Will Have the Greatest Impact in 2010: The Processor, the Memory, or the Interconnect?
Potpourri
G. Chen, The Pennsylvania State University
R. Shetty, The Pennsylvania State University
M. Kandemir, The Pennsylvania State University
N. Vijaykrishnan, The Pennsylvania State University
M.J. Irwin, The Pennsylvania State University
M. Wolczko, Sun Microsystems, Inc.
pp. 0092
Memory-Aware Scheduling
Zhichun Zhu, College of William and Mary
Zhao Zhang, College of William and Mary
Xiaodong Zhang, College of William and Mary
pp. 0107
Energy and Thermal Management II
Osman S. Unsal, University of Massachusetts
Israel Koren, University of Massachusetts
C. Mani Krishna, University of Massachusetts
Csaba Andras Moritz, University of Massachusetts
pp. 0131
Sudhanva Gurumurthi, The Pennsylvania State University
Anand Sivasubramaniam, The Pennsylvania State University
Mary Jane Irwin, The Pennsylvania State University
N. Vijaykrishnan, The Pennsylvania State University
Mahmut Kandemir, The Pennsylvania State University
Tao Li, University of Texas at Austin
Lizy Kurian John, University of Texas at Austin
pp. 0141
Latency Tolerance and Caches
Non-vital Loads (Abstract)
Ryan Rakvic, Intel Corporation
Bryan Black, Carnegie Mellon University
Deepak Limaye, Carnegie Mellon University
John P. Shen, Carnegie Mellon University
pp. 0165
Suleyman Sair, University of California, San Diego
Timothy Sherwood, University of California, San Diego
Brad Calder, University of California, San Diego
pp. 0197
Speculation and Prediction
Martin Kampe, Chalmers University of Technology
Per Stenstrom, Chalmers University of Technology
Michel Dubois, University of Southern California
pp. 0223
Dharmesh Parikh, Univeristy Of Virginia
Kevin Skadron, Univeristy Of Virginia
Yan Zhang, Univeristy Of Virginia
Marco Barcella, Univeristy Of Virginia
Mircea R. Stan, Univeristy Of Virginia
pp. 0233
Multiprocessor Systems
Milo M. K. Martin, University of Wisconsin-Madison
Daniel J. Sorin, University of Wisconsin-Madison
Mark D. Hill, University of Wisconsin-Madison
David A. Wood, University of Wisconsin-Madison
pp. 0251
Enrique V. Carrera, Rutgers University
Srinath Rao, Rutgers University
Liviu Iftode, Rutgers University
Ricardo Bianchini, Rutgers University
pp. 0275
Pipelining and Microarchitecture
Eric Borch, Intel
Joel Emer, Intel
Eric Tune, University of California, San Diego
pp. 0299
Calin Cascaval, IBM Thomas J. Watson Research Center
Jose G. Castanos, IBM Thomas J. Watson Research Center
Luis Ceze, IBM Thomas J. Watson Research Center
Monty Denneau, IBM Thomas J. Watson Research Center
Manish Gupta, IBM Thomas J. Watson Research Center
Derek Lieber, IBM Thomas J. Watson Research Center
Jose E. Moreira, IBM Thomas J. Watson Research Center
Karin Strauss, IBM Thomas J. Watson Research Center
Henry S. Warren Jr, IBM Thomas J. Watson Research Center
pp. 0311
Usage of this product signifies your acceptance of the Terms of Use.