CSDL - Proceedings H

Organizing Committee (PDF)

pp. xi

Program Committee (PDF)

pp. xiii

Reviewers (PDF)

pp. xv

Microarchitecture I

Stack Value File: Custom Microarchitecture for the Stack (Abstract)

Hsien-Hsin S. Lee, University of Michigan

Mikhail Smelyanskiy, University of Michigan

Gary S. Tyson, University of Michigan

Chris J. Newburn, Intel Corporation

pp. 0005

PDF

Perry H. Wang, Intel Corporation

Hong Wang, Intel Corporation

Ralph M. Kling, Intel Corporation

Kalpana Ramakrishnan, Intel Corporation

John P. Shen, Intel Corporation

pp. 0015

PDF

Data-Flow Prescheduling for Large Instruction Windows in Out-of-Order Processors (Abstract)

Pierre Michaud, IRISA/INRIA

André Seznec, IRISA/INRIA

pp. 0027

PDF

Speculative Data-Driven Multithreading (Abstract)

Amir Roth, University of Wisconsin-Madison

Gurindar S. Sohi, University of Wisconsin-Madison

pp. 0037

PDF

Memory Architectures

Towards Virtually-Addressed Memory Hierarchies (Abstract)

Xiaogang Qiu, Sun Microsystems Inc.

Michel Dubois, University of Southern California

pp. 0051

PDF

Reevaluating Online Superpage Promotion with Hardware Support (Abstract)

Zhen Fang, University of Utah

Lixin Zhang, University of Utah

John B. Carter, University of Utah

Wilson C. Hsieh, University of Utah

Sally A. McKee, University of Utah

pp. 0063

PDF

Performance of Hardware Compressed Main Memory (Abstract)

Bulent Abali, IBM T.J. Watson Research Center

Hubertus Franke, IBM T.J. Watson Research Center

Xiaowei Shen, IBM T.J. Watson Research Center

Dan E. Poff, IBM T.J. Watson Research Center

T. Basil Smith, IBM T.J. Watson Research Center

pp. 0073

PDF

Multiprocessor Systems

JETTY:Filtering Snoops for Reduced Energy Consumption in SMP Servers (Abstract)

Andreas Moshovos, University of Toronto

Gokhan Memik, Northwestern University

Alok Choudhary, Northwestern University

Babak Falsafi, Carnegie Mellon University

pp. 0085

PDF

A New Scalable Directory Architecture for Large-Scale Multiprocessors (Abstract)

Manuel E. Acacio, Universidad de Murcia

José González, Universidad de Murcia

José M. García, Universidad de Murcia

José Duato, Universidad Polit?nica de Valencia

pp. 0097

PDF

Self-Tuned Congestion Control for Multiprocessor Networks (Abstract)

Mithuna Thottethodi, Duke University

Alvin R. Lebeck, Duke University

Shubhendu S. Mukherjee, Compaq Computer Corporation

pp. 0107

PDF

Code Generation Techniques

Automatically Mapping Code on an Intelligent Memory Architecture (Abstract)

Jaeji Lee, Michigan State University

Yan Solihin, Michigan State University

Josep Torrellas, University of Illinois at Urbana-Champaign

pp. 0121

PDF

CARS :A New Code Generation Framework for Clustered ILP Processors (Abstract)

Krishnan Kailas, University of Maryland,College Park

Ashok Agrawala, University of Maryland,College Park

Kemal Ebcioglu, IBM Corporation

pp. 0133

PDF

Energy and Thermal Management

An Integrated Circuit/Architecture Approach to Reducing Leakage in Deep-Submicron High-Performance I-Caches (Abstract)

Se-Hyun Yang, Carnegie Mellon University

Babak Falsafi, Carnegie Mellon University

Michael D. Powell, Purdue University

Kaushik Roy, Purdue University

T.N. Vijaykumar, Purdue University

pp. 0147

PDF

DRAM Energy Management Using Sof ware and Hardware Directed Power Mode Control (Abstract)

V. Delaluz, Pennsylvania State University

M. Kandemir, Pennsylvania State University

N. Vijaykrishnan, Pennsylvania State University

A. Sivasubramaniam, Pennsylvania State University

and M.J. Irwin, Pennsylvania State University

pp. 0159

PDF

Dynamic Thermal Management for High-Performance Microprocessors (Abstract)

David Brooks, Princeton University

Margaret Martonosi, Princeton University

pp. 0171

PDF

Prediction Techniques

Dynamic Prediction of Critical Path Instructions (Abstract)

Eric Tune, University of California, San Diego

Dongning Liang, University of California, San Diego

Dean M. Tullsen, University of California, San Diego

Brad Calder, University of California, San Diego

pp. 0185

PDF

Dynamic Branch Prediction with Perceptrons (Abstract)

Daniel A. Jiménez, The University of Texas at Austin

Calvin Lin, The University of Texas at Austin

pp. 0197

PDF

Differential FCM:Increasing Value Prediction Accuracy by Improving Table Usage Efficiency (Abstract)

Bart Goeman, Ghent University

Hans Vandierendonck, Ghent University

Koen de Bosschere, Ghent University

pp. 0207

PDF

Application-Specific Designs

DLP +TLP Processors for the Next Generation of Media Workloads (Abstract)

Jesus Corbal, Universitat Politecnica de Catalunya

Roger Espasa, Universitat Politecnica de Catalunya

Mateo Valero, Universitat Politecnica de Catalunya

pp. 0219

PDF

An Architectural Evaluation of Java TPC-W (Abstract)

Harold W. Cain, University of Wisconsin

Ravi Rajwar, University of Wisconsin

Morris Marden, University of Wisconsin

Mikko H. Lipasti, University of Wisconsin

pp. 0229

PDF

A Programmable Co-processor for Profiling (Abstract)

Craig B. Zilles, University of Wisconsin-Madison

Gurindar S. Sohi, University of Wisconsin-Madison

pp. 0241

PDF

Performance Modeling and Analysis

A Delay Model and Speculative Architecture for Pipelined Routers (Abstract)

Li-Shiuan Peh, Stanford University

William J. Dally, Stanford University

pp. 0255

PDF

Quantifying the Impact of Architectural Scaling on Communication (Abstract)

Taliver Heath, Rutgers University

Samian Kaur, Rutgers University

Richard P. Martin, Rutgers University

Thu D. Nguyen, Rutgers University

pp. 0267

PDF

Latency Tolerance Techniques

Call Graph Prefetching for Database Applications (Abstract)

Murali Annavaram, The University of Michigan,Ann Arbor

Jignesh M. Patel, The University of Michigan,Ann Arbor

Edward S. Davidson, The University of Michigan,Ann Arbor

pp. 0281

PDF

Branch History Guided Instruction Prefetching (Abstract)

Viji Srinivasan, University of Michigan

Edward S. Davidson, University of Michigan

Gary S. Tyson, University of Michigan

Mark J. Charney, IBM T J Watson Research Center

Thomas R. Puzak, IBM T J Watson Research Center

pp. 0291

PDF

Reducing DRAM Latencies with an Integrated Memory Hierarchy Design (Abstract)

Wi-fen Lin, University of Michigan

Steven K. Reinhardt, University of Michigan

Doug Burger, University of Texas at Austin

pp. 0301

PDF

Workshops (PDF)

pp. 0313

Tutorials (PDF)

pp. 0315

Author Index (PDF)

pp. 0317